{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:36:51Z","timestamp":1768070211272,"version":"3.49.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/jssc.2013.2274824","type":"journal-article","created":{"date-parts":[[2013,8,15]],"date-time":"2013-08-15T19:09:00Z","timestamp":1376593740000},"page":"2582-2594","source":"Crossref","is-referenced-by-count":15,"title":["A Low-Power 0.5\u20136.6 Gb\/s Wireline Transceiver Embedded in Low-Cost 28 nm FPGAs"],"prefix":"10.1109","volume":"48","author":[{"given":"Jafar","family":"Savoj","sequence":"first","affiliation":[]},{"given":"Kenny Cheng-Hsiang","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Fu-Tai","family":"An","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Gong","sequence":"additional","affiliation":[]},{"given":"Jay","family":"Im","sequence":"additional","affiliation":[]},{"given":"Xuewen","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Anup P.","family":"Jose","sequence":"additional","affiliation":[]},{"given":"Vassili","family":"Kireev","sequence":"additional","affiliation":[]},{"given":"Siok-Wei","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Arianne","family":"Roldan","sequence":"additional","affiliation":[]},{"given":"Didem Z.","family":"Turker","sequence":"additional","affiliation":[]},{"given":"Parag","family":"Upadhyaya","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055366"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856574"},{"key":"ref16","first-page":"37","article-title":"An ASIC-ready 1.25?6.25 Gb\/s SerDes in 90 nm CMOS with multi-standard compatibility","author":"nishi","year":"2008","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref17","first-page":"98","article-title":"An 8 Gb\/s transceiver with 3<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\,\\times $<\/tex> <\/formula>-oversampling-2-threshold eye-tracking CDR circuit for <formula formulatype=\"inline\"><tex Notation=\"TeX\">$-$<\/tex><\/formula>36.8dB-loss backplane","author":"fukuda","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168871"},{"key":"ref4","article-title":"Design of high-speed wireline transceivers for backplane communications in 28 nm CMOS","author":"savoj","year":"2012","journal-title":"IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243811"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856583"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2208671"},{"key":"ref2","year":"0"},{"key":"ref1","year":"0"},{"key":"ref9","first-page":"134","article-title":"A low-phase-noise CMOS ring oscillator with differential control and quadrature outputs","author":"dai","year":"2001","journal-title":"Proc IEEE Int ASIC\/SOC Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6642065\/06581929.pdf?arnumber=6581929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:43Z","timestamp":1638217723000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":18,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2274824","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}