{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,4]],"date-time":"2026-10-04T17:04:17Z","timestamp":1791133457533,"version":"4.1.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/jssc.2013.2274851","type":"journal-article","created":{"date-parts":[[2013,10,21]],"date-time":"2013-10-21T20:08:07Z","timestamp":1382386087000},"page":"2628-2636","source":"Crossref","is-referenced-by-count":36,"title":["A 0.5-V 5.2-fJ\/Conversion-Step Full Asynchronous SAR ADC With Leakage Power Reduction Down to 650 pW by Boosted Self-Power Gating in 40-nm CMOS"],"prefix":"10.1109","volume":"48","author":[{"given":"Ryota","family":"Sekimoto","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akira","family":"Shikata","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kentaro","family":"Yoshioka","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroki","family":"Ishikuro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"242","article-title":"A 1.3 $\\mu{\\rm W}$<\/tex><\/ref_formula> 0.6 V 8.7-ENOB successive approximation ADC in a 0.18 $\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"lee","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref11","first-page":"241","article-title":"A 1 V 11 fJ\/conversion-step 10 bit 10 MS\/s asynchronous SAR ADC in 0.18 $\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"liu","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6045009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref15","first-page":"381","article-title":"An 8 bit 0.35?0.8 V 0.5?30 MS\/s 2 bit\/step SAR ADC with wide range threshold configuring comparator","author":"yoshioka","year":"2012","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref16","first-page":"190","article-title":"A resolution-reconfigurable 5-to-10 b 0.4-to-1 V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"Proc IEEE ISSCC"},{"key":"ref17","first-page":"1015","article-title":"A 0.5 V 65 nm-CMOS single phase clocked bootstrapped switch with rise time accelerator","author":"shikata","year":"2010","journal-title":"Proc IEEE APCCAS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014708"},{"key":"ref19","first-page":"161","article-title":"A 40 nm CMOS full asynchronous nano-watt SAR ADC with 98% leakage power reduction by boosted self power gating","author":"sekimoto","year":"2012","journal-title":"Proc IEEE ASSCC"},{"key":"ref4","first-page":"472","article-title":"A 7-to-10 b 0-to-4 MS\/s flexible SAR ADC with 6.5-to-16 fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"IEEE ISSCC Symp Dig"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1007","DOI":"10.1109\/JSSC.2010.2043893","article-title":"A 10-bit charge-redistribution ADC consuming 1.9 $\\mu\\hbox{W}$<\/tex><\/ref_formula> at 1 MS\/s","volume":"45","author":"van elzakker","year":"2010","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906210"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref8","first-page":"1","article-title":"A 0.5 V 1 KS\/s 2.5 nW 8.52-ENOB 6.8 fJ\/conversion-step SAR ADC for biomedical applications","author":"lu","year":"2011","journal-title":"Proc IEEE CICC"},{"key":"ref7","first-page":"89","article-title":"A power scalable SAR-ADC in 0.18 $\\mu\\hbox{m}$<\/tex><\/ref_formula>-CMOS with 0.5 V nano-watt operation","author":"sekimoto","year":"2011","journal-title":"Proc IEEE ISSAS"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","article-title":"A 6-bit 600-MS\/s 5.3-mW asynchronous ADC in 0.13 $\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","volume":"41","author":"chen","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.98"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897157"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E96.A.443"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3768-4"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6642065\/06578607.pdf?arnumber=6578607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:44Z","timestamp":1638217724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6578607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":21,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2274851","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}