{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T09:52:41Z","timestamp":1773049961719,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/jssc.2013.2274885","type":"journal-article","created":{"date-parts":[[2013,10,21]],"date-time":"2013-10-21T20:08:07Z","timestamp":1382386087000},"page":"2649-2661","source":"Crossref","is-referenced-by-count":19,"title":["Instruction-Cycle-Based Dynamic Voltage Scaling Power Management for Low-Power Digital Signal Processor With 53% Power Savings"],"prefix":"10.1109","volume":"48","author":[{"given":"Shen-Yu","family":"Peng","sequence":"first","affiliation":[]},{"given":"Tzu-Chi","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Yu-Huei","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chao-Chang","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Ke-Horng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ying-Hsi","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Chao-Cheng","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Tsung-Yen","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Chen-Chih","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Long-Der","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Cheng-Chen","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837452"},{"key":"ref11","first-page":"377","article-title":"Real-time instruction-cycle-based dynamic voltage scaling (iDVS) power management for low-power digital signal processor (DSP) with 53% energy savings","author":"peng","year":"2012","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/16.75219"},{"key":"ref13","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-<ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{A}$<\/tex><\/ref_formula> quiescent current in 65 nm CMOS","author":"okuma","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123569"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131770"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885060"},{"key":"ref17","first-page":"442","article-title":"A 0.9 V 0.35 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> adaptively biased CMOS LDO regulator with fast transient response","author":"lam","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","year":"1992","journal-title":"Coding of moving pictures and associated audio for digital storage media at up to about 1 5 Mbit\/s?Part 3 Audio"},{"key":"ref19","year":"1994","journal-title":"Information technology?Digital compression and coding of continuous-tone still images Requirements and guidelines"},{"key":"ref4","first-page":"332","article-title":"A voltage-scalable biomedical signal processor running ECG using 13 pJ\/cycle at 1 MHz and 0.4 V","author":"ashouei","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169689"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108910"},{"key":"ref8","first-page":"178","article-title":"A 50 nA quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm CMOS for 5.6 times MIPS performance","author":"lee","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211671"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"ref9","first-page":"273","article-title":"On-line and off-line DVS for fixed priority with preemption threshold scheduling","author":"liu","year":"2009","journal-title":"Proc 1st Int Conf Embedded Softw and Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982427"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6642065\/06578604.pdf?arnumber=6578604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:44Z","timestamp":1638217724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6578604\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2274885","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}