{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T16:25:55Z","timestamp":1777566355388,"version":"3.51.4"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/jssc.2013.2274904","type":"journal-article","created":{"date-parts":[[2013,10,21]],"date-time":"2013-10-21T20:08:07Z","timestamp":1382386087000},"page":"2693-2704","source":"Crossref","is-referenced-by-count":29,"title":["A 2.3-mW, 5-Gb\/s Low-Power Decision-Feedback Equalizer Receiver Front-End and its Two-Step, Minimum Bit-Error-Rate Adaptation Algorithm"],"prefix":"10.1109","volume":"48","author":[{"given":"Seuk","family":"Son","sequence":"first","affiliation":[]},{"given":"Han-Seok","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Myeong-Jae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kyunghoon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"E-Hung","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Leibowitz","sequence":"additional","affiliation":[]},{"given":"Jaeha","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"proakis","year":"2002","journal-title":"Communication Systems Engineering"},{"key":"ref11","first-page":"356","article-title":"A 6 Gb\/s receiver with 32.7 dB adaptive DFE-IIR equalization","author":"huang","year":"2011","journal-title":"IEEE Int Solid State Circuit Conf Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006227"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2009.5426027"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/26.966079"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585407"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028449"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1645","DOI":"10.1109\/TCSI.2008.2010099","article-title":"A 2 Gb\/s CMOS integrating two-tap DFE receiver for four-drop single-ended signaling","volume":"56","author":"bae","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330683"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/5.720246"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818568"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref5","first-page":"134","article-title":"Pre-cursor ISI reduction in high-speed I\/O","author":"ren","year":"2007","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001871"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref2","first-page":"162","article-title":"A 16-Gbps 1-tap FFE and 3-tap DFE in 90 nm CMOS","author":"sugita","year":"2010","journal-title":"IEEE Int Solid State Circuit Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3292-7"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/78.815481"},{"key":"ref22","first-page":"133","article-title":"A 2.3-mW, 5-Gb\/s decision-feedback equalizing receiver front-end with static-power-free signal summation and CDR-based pre-cursor ISI reduction","author":"son","year":"2012","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228456"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6642065\/06578598.pdf?arnumber=6578598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:44Z","timestamp":1638217724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6578598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":22,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2274904","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}