{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T05:55:04Z","timestamp":1715147704902},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/jssc.2013.2275653","type":"journal-article","created":{"date-parts":[[2013,8,15]],"date-time":"2013-08-15T19:09:00Z","timestamp":1376593740000},"page":"2541-2549","source":"Crossref","is-referenced-by-count":5,"title":["In Situ SRAM Static Stability Estimation in 65-nm CMOS"],"prefix":"10.1109","volume":"48","author":[{"given":"Henry","family":"Park","sequence":"first","affiliation":[]},{"given":"Chih-Kong Ken","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator-based analog-to-Digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref10","first-page":"354","article-title":"SRAM stability characterization using tunable ring oscillators in 45 nm CMOS","author":"tsai","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374463"},{"key":"ref13","first-page":"347","article-title":"Variability in sub-100 nm SRAM designs","author":"herald","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051221"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567275"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016205"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2236113"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref27","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 m cell in 32 nm high-k metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"IEEE Int Solid State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.560"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2165389"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2004329"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref2","first-page":"131","article-title":"45 nm transistor reliability","volume":"12","author":"hicks","year":"2008","journal-title":"Intell Technol J"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"},{"key":"ref1","author":"smith","year":"2012","journal-title":"Proc Trend tracking for Int Solid-State Circuits Conf 2012"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014208"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672107"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433815"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084490"},{"key":"ref25","first-page":"27.2","article-title":"A process-variation-tolerant dual-power-supply SRAM with <formula formulatype=\"inline\"><tex Notation=\"TeX\">$0.179~\\mu {\\hbox{m}}$<\/tex><\/formula> cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6605547\/06581930.pdf?arnumber=6581930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:44Z","timestamp":1638217724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6581930\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":31,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2275653","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}