{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:16:01Z","timestamp":1756383361564,"version":"3.44.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/jssc.2013.2275655","type":"journal-article","created":{"date-parts":[[2013,8,15]],"date-time":"2013-08-15T15:09:00Z","timestamp":1376579340000},"page":"2531-2540","source":"Crossref","is-referenced-by-count":26,"title":["A 2.74-pJ\/bit, 17.7-Gb\/s Iterative Concatenated-BCH Decoder in 65-nm CMOS for NAND Flash Memory"],"prefix":"10.1109","volume":"48","author":[{"given":"Youngjoo","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoyoung","family":"Yoo","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehwan","family":"Jung","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihyuck","family":"Jo","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"In-Cheol","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"413","article-title":"Low-cost, low-power and high-throughput BCH decoder for NAD flash memory","author":"lee","year":"2012","journal-title":"Proc Int Symp Circuits and Systems (ISCAS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref13","first-page":"3217","article-title":"On the soft information extraction from hard-decision outputs in MLC NAND flash memory","author":"kim","year":"2012","journal-title":"Proc IEEE Global Telecommun Conf (GLOBECOM)"},{"key":"ref14","first-page":"1","article-title":"Soft information for LDPC decoding in flash: Mutual-information optimized quantization","author":"wang","year":"2011","journal-title":"Proc IEEE Global Telecommun Conf (GLOBECOM)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026357"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2012.6363960"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249403"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2009.5336245"},{"key":"ref19","first-page":"404","article-title":"100 GB\/s two-iteration concatenated BCH decoder architecture for optical communications","author":"lee","year":"2010","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref3","first-page":"1","article-title":"Statistical analysis of flash memory read data","author":"moon","year":"2011","journal-title":"Proc IEEE Global Telecommun Conf (GLOBECOM)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref8","first-page":"303","article-title":"Low-power, thigh-throughput BCH error correction VLSI design for multi-level cell NAND flash memories","author":"liu","year":"2006","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"key":"ref2","first-page":"436","article-title":"128 Gb 3 b\/cell NAND flash memory in 19 nm technology with 18 MB\/s write rate and 400 Mb\/s toggle mode","author":"li","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref1","first-page":"430","article-title":"A 64 Gb 533 Mb\/s DDR interface MLC NAND flash in sub-20 nm technology","author":"lee","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref9","first-page":"426","article-title":"6.4 Gb\/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers","author":"lee","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"journal-title":"Error Control Coding Fundamentals and Applications","year":"2004","author":"lin","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158709"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288202"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174389"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6605547\/06581919.pdf?arnumber=6581919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:58:07Z","timestamp":1755910687000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6581919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":23,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2275655","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2013,10]]}}}