{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T13:51:44Z","timestamp":1723125104516},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/jssc.2013.2279023","type":"journal-article","created":{"date-parts":[[2013,12,3]],"date-time":"2013-12-03T22:03:26Z","timestamp":1386108206000},"page":"3285-3295","source":"Crossref","is-referenced-by-count":6,"title":["A Blind Baud-Rate ADC-Based CDR"],"prefix":"10.1109","volume":"48","author":[{"given":"Clifford","family":"Ting","sequence":"first","affiliation":[]},{"given":"Joshua","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Sheikholeslami","sequence":"additional","affiliation":[]},{"given":"Masaya","family":"Kibune","sequence":"additional","affiliation":[]},{"given":"Hirotaka","family":"Tamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A combined anti-aliasing filter and 2-tap FFE in 65-nm CMOS for 2x blind 2?10 Gb\/s ADC-based receivers","author":"tahmoureszadeh","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref12","first-page":"544","article-title":"A 24 GS\/s 6b ADC in 90 nm CMOS","author":"schvan","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","first-page":"462","article-title":"A 10.3 GS\/s 6b flash ADC for 10G ethernet applications","author":"verma","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","first-page":"36","article-title":"32 Gb\/s data-interpolator receiver with 2-tap DFE in 28 nm CMOS","author":"doi","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093326"},{"key":"ref16","first-page":"350","article-title":"Analog-DFE-based 16 Gb\/s serdes in 40 nm CMOS that operates across 34 dB loss channels at nyquist with a baud rate CDR and 1.2 Vpp voltage-mode driver","author":"joy","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916454"},{"key":"ref4","first-page":"436","article-title":"A 12.5 Gb\/s serdes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery","author":"harwood","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref6","first-page":"168","article-title":"A 5 Gb\/s transceiver with an ADC-based feed-forward CDR and CMA adaptive equalizer in 65 nm CMOS","author":"yamaguchi","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","first-page":"34","article-title":"A 195 mW\/55 mW dual-path receiver AFE for multistandard 8.5-to-11.5 Gb\/s serial links in 40 nm CMOS","author":"zhang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487664"},{"key":"ref7","first-page":"166","article-title":"A fractional-sampling-rate ADC-based CDR with feed-forward architecture in 65 nm CMOS","author":"tyshchenko","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006232"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883317"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047156"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6671390\/06589020.pdf?arnumber=6589020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T12:49:22Z","timestamp":1640263762000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6589020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":17,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2279023","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}