{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:50Z","timestamp":1761581150610},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/jssc.2013.2279054","type":"journal-article","created":{"date-parts":[[2013,12,3]],"date-time":"2013-12-03T22:03:26Z","timestamp":1386108206000},"page":"3219-3228","source":"Crossref","is-referenced-by-count":26,"title":["A Sub-2 W 39.8\u201344.6 Gb\/s Transmitter and Receiver Chipset With SFI-5.2 Interface in 40 nm CMOS"],"prefix":"10.1109","volume":"48","author":[{"given":"Bharath","family":"Raghavan","sequence":"first","affiliation":[]},{"given":"Delong","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Ullas","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Hassan","family":"Maarefi","sequence":"additional","affiliation":[]},{"given":"Deyi","family":"Pi","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Vasani","sequence":"additional","affiliation":[]},{"given":"Zhi Chao","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Burak","family":"Catli","sequence":"additional","affiliation":[]},{"given":"Afshin","family":"Momtaz","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Cao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"360","article-title":"A 40 Gb\/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems","author":"kanda","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"166","article-title":"A low-jitter 16:1 MUX and a high-sensitivity 1:16 DEMUX with integrated 39.8 to 43 GHz VCO for OC-768 communication systems","author":"watanabe","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249465"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234280"},{"key":"ref14","year":"0","journal-title":"?39 8 to 44 6 Gbps 16 1 Multiplexer\/CMU? SMI4027 Data Sheet"},{"key":"ref15","year":"0","journal-title":"?39 8 to 44 6 Gbps 1 16 CDR\/Demultiplexer? SMI4037 Data Sheet"},{"key":"ref16","year":"2006","journal-title":"SerDes Framer Interface Level 5 Phase 2 (SFI-5 2) Implementation Agreement for 40 Gb\/s Interface for Physical Layer Devices Implementation agreement OIF-SFI5-02 0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804336"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177006"},{"key":"ref4","first-page":"1","article-title":"Field verification of 40 G DPSK upgrade in a legacy 10 G network","author":"kamalov","year":"2010","journal-title":"Opt Fiber Communication Conf (OFC\/NFOEC2010)"},{"key":"ref3","first-page":"1","article-title":"Assessment of capacity upgrade using 40 Gbps DPSK transmission in 10 Gbps DWDM ROADM networks","author":"zhang","year":"2011","journal-title":"Opt Fiber Commun Conf (OFC\/NFOEC)"},{"key":"ref6","first-page":"146","article-title":"A 40 Gb\/s TX and RX chip set in 65 nm CMOS","author":"chen","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2004.840357(410) 23"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017973"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2057970"},{"key":"ref2","author":"schmitt","year":"0","journal-title":"?The Fast Approaching 100 G Era ? Research White Paper"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873430"},{"key":"ref9","first-page":"358","article-title":"A 40 Gb\/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems","author":"amamiya","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169184"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref21","author":"lee","year":"1998","journal-title":"The Design of CMOS Radio-Frequency Integrated Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6671390\/06588625.pdf?arnumber=6588625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:44Z","timestamp":1638217724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6588625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2279054","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}