{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:56:20Z","timestamp":1780502180643,"version":"3.54.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/jssc.2013.2279057","type":"journal-article","created":{"date-parts":[[2013,12,3]],"date-time":"2013-12-03T22:03:26Z","timestamp":1386108206000},"page":"3268-3284","source":"Crossref","is-referenced-by-count":30,"title":["A 10 Gb\/s 8-Tap 6b 2-PAM\/4-PAM Tomlinson\u2013Harashima Precoding Transmitter for Future Memory-Link Applications in 22-nm SOI CMOS"],"prefix":"10.1109","volume":"48","author":[{"given":"Marcel","family":"Kossel","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthias","family":"Brandli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Buchmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lukas","family":"Kull","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Toke Meyer","family":"Andersen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/0471439002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.904688"},{"key":"ref12","author":"jones","year":"2004","journal-title":"?Downside of TH Precoding ?"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2009.2037351"},{"key":"ref14","author":"parhi","year":"2004","journal-title":"Pipelining of Tomlinson-Harashima Precoders"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"447","DOI":"10.1109\/TCSII.2007.914435","article-title":"Design of parallel Tomlinson-Harashima precoders","volume":"55","author":"gu","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref16","year":"2010","journal-title":"Parallel Tomlinson-Harashima Precoders"},{"key":"ref17","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref18","first-page":"408","article-title":"An 8 Gb\/s 1.5 mW\/Gb\/s 8-tap 6 b NRZ\/PAM-4 Tomlinson-Harashima precoding transmitter for future memory-link applications in 22 nm CMOS","author":"kossel","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","first-page":"233","article-title":"Direct realization of the transpose structure for FIR and IIR filters","author":"tseng","year":"1989","journal-title":"Proc 23rd Asilomar Conf Signals Syst Comput"},{"key":"ref4","year":"2002","journal-title":"DSL Transmitter With Digital Filtering Using a Tomlinson-Harashima Precoder"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref3","year":"2010","journal-title":"DDR3 SDRAM Standard"},{"key":"ref6","article-title":"800 Mbaud PHY for 10 GBase-T","author":"powell","year":"2004","journal-title":"The IEEE P802 3an 10GBASE-T Task Force"},{"key":"ref5","author":"barrass","year":"2007","journal-title":"?10 GBASE-T 10 Gigabit Ethernet Over Twisted-Pair Copper ?"},{"key":"ref8","first-page":"1268","article-title":"Information transmission rate in matched transmission systems with peak transmitting power limitation","author":"miyakawa","year":"1969","journal-title":"Nat Conf Rec Inst Electron Inform Commun Eng Japan"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:19710089"},{"key":"ref2","first-page":"310","article-title":"A 5.7 mW\/Gb\/s 24-to-240 <ref_formula><tex Notation=\"TeX\">$\\Omega$<\/tex> <\/ref_formula> 1.6 Gb\/s thin-oxide DDR transmitter with 1.9-to-7.6 V\/ns clock-feathering slew-rate control in 22 nm CMOS","author":"kossel","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1972.1091221"},{"key":"ref1","first-page":"18, 41, 64","article-title":"Tutorial T2: High-bandwidth memory interface design","author":"kim","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref22","year":"2012","journal-title":"Pipelining and Sub-Rate Operation for Memory Links"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2008.4542447"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISICir.2011.6131945"},{"key":"ref26","first-page":"98","article-title":"An 8 Gb\/s transceiver with 3 <ref_formula> <tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula>-oversampling 2-threshold eye-tracking CDR circuit for <ref_formula><tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>36.8 dB-loss backplane","author":"fukuda","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672161"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6671390\/06588942.pdf?arnumber=6588942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:44Z","timestamp":1638217724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6588942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2279057","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}