{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T14:59:31Z","timestamp":1787497171065,"version":"build-2736575974"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/jssc.2013.2280078","type":"journal-article","created":{"date-parts":[[2013,9,17]],"date-time":"2013-09-17T14:02:52Z","timestamp":1379426572000},"page":"2920-2933","source":"Crossref","is-referenced-by-count":78,"title":["Error-Prediction LDPC and Error-Recovery Schemes for Highly Reliable Solid-State Drives (SSDs)"],"prefix":"10.1109","volume":"48","author":[{"given":"Shuhei","family":"Tanakamaru","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuki","family":"Yanagihara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185341"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-195"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2222399"},{"key":"ref13","first-page":"424","article-title":"Over-10 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula>-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme","author":"tanakamaru","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref15","first-page":"31","article-title":"A new programming disturbance phenomenon in NAND flash memory by source\/drain hot-electrons generated by GIDL current","author":"lee","year":"2006","journal-title":"Proc IEEE Non-Volatile Semicond Memory Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488692"},{"key":"ref17","first-page":"641","article-title":"Novel negative Vt shift program disturb phenomena in 2X <ref_formula><tex Notation=\"TeX\">$\\sim$<\/tex> <\/ref_formula>3X nm NAND flash memory cells","author":"seo","year":"2011","journal-title":"Proc IEEE Int Reliabil Phys Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488765"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2035536"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2009555"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"ref6","first-page":"102","article-title":"25 nm 64 Gb MLC NAND technology and scaling challenges","author":"prall","year":"2010","journal-title":"IEEE Int Electron Devices Meeting Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref7","article-title":"Low density parity check (LDPC) codes and the need for stronger ECC","author":"motwani","year":"2011","journal-title":"Flash Memory Summit"},{"key":"ref2","first-page":"436","article-title":"128 Gb 3 b\/cell NAND flash memory in 19 nm technology with 18 MB\/s write rate and 400 Mb\/s toggle mode","author":"li","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"422","article-title":"A 19 nm 112.8 <ref_formula> <tex Notation=\"TeX\">$\\hbox{mm}^{2}$<\/tex><\/ref_formula> 64 Gb multi-level flash memory with 400 Mb\/s\/pin 1.8 V toggle mode interface","author":"shibata","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170637"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173372"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288200"},{"key":"ref23","article-title":"High-efficiency SSD for reliable data storage systems","author":"yang","year":"2011","journal-title":"Proc Flash Memory Summit"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6642065\/06601731.pdf?arnumber=6601731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:28:45Z","timestamp":1638199725000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6601731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2280078","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}