{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T22:27:11Z","timestamp":1771453631889,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/jssc.2013.2282114","type":"journal-article","created":{"date-parts":[[2013,10,2]],"date-time":"2013-10-02T14:10:54Z","timestamp":1380723054000},"page":"2934-2943","source":"Crossref","is-referenced-by-count":29,"title":["A Self-Authenticating Chip Architecture Using an Intrinsic Fingerprint of Embedded DRAM"],"prefix":"10.1109","volume":"48","author":[{"given":"Sami","family":"Rosenblatt","sequence":"first","affiliation":[{"name":"IBM Systems and Technology Group, White Plains, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srivatsan","family":"Chellappa","sequence":"additional","affiliation":[{"name":"IBM Systems and Technology Group, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Cestero","sequence":"additional","affiliation":[{"name":"IBM Microelectronics, Hopewell Junction, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norman","family":"Robson","sequence":"additional","affiliation":[{"name":"IBM Microelectronics, Hopewell Junction, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiaki","family":"Kirihata","sequence":"additional","affiliation":[{"name":"IBM Microelectronics, Hopewell Junction, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subramanian S.","family":"Iyer","sequence":"additional","affiliation":[{"name":"IBM Microelectronics, Hopewell Junction, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080611"},{"key":"ref11","first-page":"228","article-title":"3D stackable 32 nm high-K\/metal gate SOI embedded DRAM prototype","author":"golz","year":"2011","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref12","author":"pappu","year":"2001","journal-title":"Physical one-way functions"},{"key":"ref13","author":"chang","year":"0"},{"key":"ref14","article-title":"Lessons learned from designing a 65 nm ASIC for evaluating third round SHA-3 candidates","author":"g\ufffdrkaynak","year":"2012","journal-title":"Proc 3rd SHA-3 Candidate Conf"},{"key":"ref15","first-page":"41","volume":"1","author":"feller","year":"1968","journal-title":"An Introduction to Probability Theory and Its Applications"},{"key":"ref16","first-page":"3.3.1","article-title":"22 nm high-performance SOI technology featuring dual-embedded stressors, epi-plate high-k deep-trench embedded DRAM and self-aligned via 15LM BEOL","author":"narasimha","year":"2012","journal-title":"Proc IEEE IEDM"},{"key":"ref4","first-page":"567","article-title":"Evaluation of 90 nm 6T-SRAM as physical unclonable function for secure key generation in wireless sensor nodes","author":"selimis","year":"2011","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref6","first-page":"108","article-title":"Performance metrics and empirical results of a PUF cryptographic key generation ASIC","author":"yu","year":"2012","journal-title":"Proc IEEE Int Symp Hardware-Oriented Security and Trust"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055318"},{"key":"ref8","first-page":"146","article-title":"Dynamic intrinsic chip ID using 32 nm high-K\/metal gate SOI embedded DRAM","author":"fainstein","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224312"},{"key":"ref2","first-page":"406","article-title":"A 1.6 pJ\/bit 96% stable chip ID generating circuit using process variations","author":"su","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"406","article-title":"A commercial field-programmable dense eFUSE array memory with 99.999% sense yield for 45 nm SOI CMOS","author":"uhlmann","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239134"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6642065\/06617665.pdf?arnumber=6617665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T21:19:10Z","timestamp":1771449550000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6617665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":16,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2282114","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}