{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:13:05Z","timestamp":1761394385696},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/jssc.2013.2282116","type":"journal-article","created":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T18:01:40Z","timestamp":1380650500000},"page":"2815-2826","source":"Crossref","is-referenced-by-count":12,"title":["A 10-Gb\/s Adaptive Parallel Receiver With Joint XTC and DFE Using Power Detection"],"prefix":"10.1109","volume":"48","author":[{"given":"Shih-Yuan","family":"Kao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"498","article-title":"A 40 nm 2 Gb 7 Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197233"},{"key":"ref12","first-page":"66","article-title":"A 2 Gb\/s\/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers","author":"zerbe","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320971"},{"key":"ref14","first-page":"1","article-title":"A crosstalk-and-ISI equalizing receiver in 2-drop single-ended SSTL memory channel","author":"bae","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref15","first-page":"446","article-title":"A 15 Gb\/s 0.5 mW\/Gb\/s 2-tap DFE receiver with far-end crosstalk cancellation","author":"nazari","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151410"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161394"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193933"},{"key":"ref19","first-page":"140","article-title":"4 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 12 Gb\/s 0.96 pJ\/b\/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I\/Os in 65 nm CMOS","author":"oh","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref4","first-page":"448","article-title":"A 10 Gb\/s half-UI IIR-tap transmitter in 40 nm CMOS","author":"cirit","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"210","article-title":"A 2.6 mW\/Gbps 12.5 Gbps RX with 8-tap switched-cap DFE in 32 nm CMOS","author":"toifl","year":"2011","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028917"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864113"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672166"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EUMC.2008.4751682"},{"key":"ref2","first-page":"356","article-title":"A 6 Gb\/s receiver with 32.7 dB adaptive DFE-IIR equalization","author":"huang","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617597"},{"key":"ref20","first-page":"140","article-title":"A 5 Gb\/s single-ended parallel receiver with adaptive FEXT cancellation","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227604"},{"key":"ref23","first-page":"50","article-title":"A 21-Gb\/s 87-mW transceiver with FFE\/DFE\/linear equalizer in 65-nm CMOS technology","author":"wang","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6642065\/06616671.pdf?arnumber=6616671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:45Z","timestamp":1638217725000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6616671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2282116","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}