{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:36Z","timestamp":1761581136782},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/jssc.2013.2284649","type":"journal-article","created":{"date-parts":[[2013,10,22]],"date-time":"2013-10-22T18:02:22Z","timestamp":1382464942000},"page":"41-49","source":"Crossref","is-referenced-by-count":4,"title":["An 8-Core MIPS-Compatible Processor in 32\/28 nm Bulk CMOS"],"prefix":"10.1109","volume":"49","author":[{"given":"Weiwu","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baoxia","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huandong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunji","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"GS464V: A high-performance low-power XPU with 512-bit vector extension","author":"hu","year":"2010","journal-title":"Hot Chips Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-010-9316-2"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080530"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2105692"},{"key":"ref8","first-page":"56","article-title":"A 22 nm IA multi-CPU and GPU system-on-chip","author":"damaraju","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","article-title":"A synchronized variable frequency clock scheme in chip multiprocessors","author":"fan","year":"2008","journal-title":"Proc IEEE ISCAS"},{"key":"ref2","first-page":"76","article-title":"Godson-3B: A 1 GHz 40 W 8-Core 128GFLOPS processor in 65 nm CMOS","author":"hu","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"54","article-title":"Godson-3B1500: A 32 nm 1.35 GHz 40 W 172.8GFLOPS 8-Core processor","author":"hu","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6690141\/06644317.pdf?arnumber=6644317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:46Z","timestamp":1638217726000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6644317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":8,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2284649","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}