{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T17:01:24Z","timestamp":1775667684505,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/jssc.2013.2285384","type":"journal-article","created":{"date-parts":[[2013,11,19]],"date-time":"2013-11-19T18:54:02Z","timestamp":1384887242000},"page":"545-552","source":"Crossref","is-referenced-by-count":27,"title":["A 32 b 90 nm Processor Implementing Panoptic DVS Achieving Energy Efficient Operation From Sub-Threshold to High Performance"],"prefix":"10.1109","volume":"49","author":[{"given":"Kyle","family":"Craig","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yousef","family":"Shakhsheer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saad","family":"Arrabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhanshu","family":"Khanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Lach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"94","article-title":"Ultra-low power digital subthreshold logic circuits","author":"soeleman","year":"1999","journal-title":"Low Power Electronics and Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016866"},{"key":"ref12","first-page":"332","article-title":"A voltage-scalable biomedical signal processor running ECG using 13 pJ\/cycle at 1 MHz and 0.4 V","author":"ashouei","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221217"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.8"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.115"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043471"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2037211"},{"key":"ref4","first-page":"204","article-title":"A 10 MHz 92.1%-efficiency green-mode automatic reconfigurable switching converter with adaptively compensated single-bound hysteresis control","author":"zheng","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373402"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413110"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746313"},{"key":"ref8","article-title":"A 90 nm data flow processor demonstrating fine grained DVS for energy efficient operation from 0.25 V to 1.2 V","author":"shakhsheer","year":"2011","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.645069"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"ref1","first-page":"22","article-title":"A 48-core IA-32 message-passing processor with DVFS in 45 nm CMOS","author":"howard","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770803"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6722899\/06665019.pdf?arnumber=6665019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:35Z","timestamp":1642005035000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6665019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":19,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2285384","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}