{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T18:03:23Z","timestamp":1782929003623,"version":"3.54.5"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/jssc.2013.2289887","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:42:16Z","timestamp":1391190136000},"page":"392-404","source":"Crossref","is-referenced-by-count":51,"title":["A 72 dB DR, CT \u0394\u03a3 Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88 fJ\/conv-step in a 25 MHz BW"],"prefix":"10.1109","volume":"49","author":[{"given":"John G.","family":"Kauffman","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pascal","family":"Witte","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthias","family":"Lehmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joachim","family":"Becker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiannos","family":"Manoli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maurits","family":"Ortmanns","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997?2011"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674860"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892397"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.18585"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008051"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925362"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585998"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MMW.2006.1634022"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820856"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693249"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164963"},{"key":"ref40","first-page":"498","article-title":"A low-noise low-voltage CT delta sigma modulator with digital compensation of excess loop delay","volume":"1","author":"fontaine","year":"2005","journal-title":"Proc IEEE Int Solid-State Circuits Conf ISSCC"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1109\/ESSCIRC.2010.5619734","article-title":"A configurable cascaded continuous-time <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma $<\/tex><\/formula> modulator with up to 15 MHz bandwidth","author":"sauerbrey","year":"2010","journal-title":"Proc Eur Solid-State Circuits Conf ESSCIRC"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/ESSCIRC.2010.5619735","article-title":"A 0.08 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\hbox{mm}}^2$<\/tex> <\/formula>, 7 mW time-encoding oversampling converter with 10 bits and 20 MHz BW in 65 nm CMOS","author":"prefasi","year":"2010","journal-title":"Proc Eur Solid-State Circuits Conf ESSCIRC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2745","DOI":"10.1109\/JSSC.2009.2027550","article-title":"A 0.1 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\hbox{mm}}^{2}$<\/tex> <\/formula> , wide bandwidth continuous-time <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Sigma \\Delta $<\/tex><\/formula> ADC based on a time encoding quantizer in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex> <\/formula> CMOS","volume":"44","author":"prefasi","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164303"},{"key":"ref16","first-page":"154","article-title":"A 72 dB-DR <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Delta \\Sigma $<\/tex><\/formula> CT modulator using digitally estimated auxiliary DAC linearization achieving 88 fJ\/conv in a 25 MHz BW","author":"witte","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf ISSCC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217860"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217871"},{"key":"ref19","first-page":"158","article-title":"A 20 mW 61 dB SNDR (60 MHz BW) 1 b 3rd order continuous-time delta-sigma modulator clocked at 6 GHz in 45 nm CMOS","author":"srinivasan","year":"2012","journal-title":"Proc IEEE Solid-State Circuits Conf ISSCC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118064"},{"key":"ref4","first-page":"174","article-title":"A 20 MHz BW 68 dB DR CT <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Delta \\Sigma $<\/tex><\/formula> ADC based on a multi-bit time-domain quantizer and feedback element","author":"dhanasekaran","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf ISSCC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034232"},{"key":"ref3","first-page":"170","article-title":"A 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/formula> CMOS 78 dB SNDR 87 mW 20 MHz BW CT <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma $<\/tex><\/formula> ADC with VCO-based integrator and quantizer","author":"park","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf ISSCC"},{"key":"ref6","first-page":"498","article-title":"A 100 mW 10 MHz-BW CT <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma $<\/tex><\/formula> modulator with 87 dB DR and 91 dBc IMD","author":"yang","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf ISSCC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/82.755409"},{"key":"ref5","first-page":"131","article-title":"A 14 b 20 mW 640 MHz CMOS CT <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Delta \\Sigma $<\/tex><\/formula> ADC with 20 MHz signal bandwidth and 12 b ENOB","author":"mitteregger","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829925"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908765"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681829"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046230"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243839"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.261995"},{"key":"ref21","first-page":"268","article-title":"A 28 fJ\/conv-step CT Delta Sigma modulator with 78 dB DR and 18 MHz BW in 28 nm CMOS using a highly digital multibit quantizer","author":"shu","year":"2013","journal-title":"Proc IEEE Solid-State Circuits Conf ISSCC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856250"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1051","DOI":"10.1049\/el:19880715","article-title":"multibit oversampled sigma - delta a\/d convertor with digital error correction","volume":"24","author":"larson","year":"1988","journal-title":"Electronics Letters"},{"key":"ref41","first-page":"496","article-title":"A 28 mW spectrum-sensing reconfigurable 20 MHz 72 dB-SNR 70 dB-SNDR DT <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma $<\/tex><\/formula> ADC for 802.11n\/WiMAX receivers","author":"malla","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf ISSCC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.32014"},{"key":"ref25","article-title":"Digital correlation technique for the estimation and correction of DAC errors in multibit mash <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma \\Delta $<\/tex><\/formula> ADCs","volume":"4","author":"wang","year":"2002","journal-title":"Proc IEEE Int Symp Circuits and Systems ISCAS"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6722899\/06674069.pdf?arnumber=6674069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:35Z","timestamp":1642005035000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":41,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2289887","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}