{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,20]],"date-time":"2026-09-20T10:28:12Z","timestamp":1789900092804,"version":"4.0.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/jssc.2013.2293019","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:42:16Z","timestamp":1391190136000},"page":"961-971","source":"Crossref","is-referenced-by-count":51,"title":["A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information"],"prefix":"10.1109","volume":"49","author":[{"given":"Taehwan","family":"Oh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hariprasath","family":"Venkatram","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158259"},{"key":"ref11","first-page":"96c","article-title":"A 70 MS\/s 69.3 dB SNDR 38.2 fJ\/conversion-step time-based pipelined ADC","author":"oh","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2257491"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050746"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020947"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272164"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.121557"},{"key":"ref18","first-page":"441","article-title":"A 2.5 V 10 b 120 MSample\/s CMOS pipelined ADC with high SFDR","author":"yoo","year":"2002","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.836863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010144"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020961"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852042"},{"key":"ref7","first-page":"152","article-title":"A 0.63 ps resolution, 11 b pipeline TDC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox{m}}$<\/tex><\/formula> CMOS","author":"seo","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2050945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075310"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.876051"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487731"},{"key":"ref22","first-page":"98c","article-title":"A 12-bit, 200-MS\/s, 11.5-mW pipeline ADC using a pulsed bucked brigade front-end","author":"dolev","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274113"},{"key":"ref24","first-page":"239","article-title":"A 12 b 50 MS\/s 3.5 mW SAR assisted 2-stage pipeline ADC","author":"lee","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","first-page":"237","article-title":"A zero-crossing based 12 b 100 MS\/s pipelined ADC with decision boundary gap estimation calibration","author":"chu","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6777594\/06687282.pdf?arnumber=6687282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:36Z","timestamp":1642005036000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6687282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2293019","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}