{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,16]],"date-time":"2026-04-16T16:35:25Z","timestamp":1776357325376,"version":"3.51.2"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/jssc.2013.2296152","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:42:16Z","timestamp":1391190136000},"page":"1036-1047","source":"Crossref","is-referenced-by-count":48,"title":["A Reference-Less Clock and Data Recovery Circuit Using Phase-Rotating Phase-Locked Loop"],"prefix":"10.1109","volume":"49","author":[{"given":"Guanghua","family":"Shu","sequence":"first","affiliation":[]},{"given":"Saurabh","family":"Saxena","sequence":"additional","affiliation":[]},{"given":"Woo-Seok","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Mrunmay","family":"Talegaonkar","sequence":"additional","affiliation":[]},{"given":"Rajesh","family":"Inti","sequence":"additional","affiliation":[]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Young","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914287"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856581"},{"key":"ref13","first-page":"226","article-title":"A 72-mW 0.03-mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex> <\/formula> inductorless 40-Gb\/s CDR in 65-nm SOI CMOS","volume":"38","author":"toifl","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"2901","DOI":"10.1109\/JSSC.2006.884344","article-title":"A 9.95?11.3-Gb\/s XFP transceiver in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","volume":"41","author":"kenney","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803937"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810045"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.808920"},{"key":"ref2","first-page":"278","article-title":"A 5-Gb\/s 2.6-mW\/Gb\/s reference-less half-rate PRPLL-based digital CDR","author":"shu","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168873"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157259"},{"key":"ref22","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022916"},{"key":"ref24","first-page":"184","article-title":"A 650-Mb\/s-to-8-Gb\/s referenceless CDR circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","first-page":"12","article-title":"A 2.8-Gb\/s all-digital CDR with a 10-b monotonic DCO","author":"oh","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6777594\/06712167.pdf?arnumber=6712167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:23Z","timestamp":1642004963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6712167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2296152","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}