{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T23:02:06Z","timestamp":1709420526204},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/jssc.2013.2297399","type":"journal-article","created":{"date-parts":[[2014,3,17]],"date-time":"2014-03-17T18:01:41Z","timestamp":1395079301000},"page":"1063-1074","source":"Crossref","is-referenced-by-count":6,"title":["A 1 Tbit\/s Bandwidth 1024 b PLL\/DLL-Less eDRAM PHY Using 0.3 V 0.105 mW\/Gbps Low-Swing IO for CoWoS Application"],"prefix":"10.1109","volume":"49","author":[{"given":"Mu-Shan","family":"Lin","sequence":"first","affiliation":[]},{"given":"Chien-Chun","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Chih-Hsien","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Wen-Hung","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Ying-Yu","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Shu-Chun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chin-Ming","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Mao-Hsuan","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Tien-Chien","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Ching-Fang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Tze-Chiang","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Saman","family":"Adham","sequence":"additional","affiliation":[]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[]},{"given":"William Wu","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Ashok","family":"Mehta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"80","article-title":"An 8 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 10-Gb\/s source-synchronous I\/O system based on high-density silicon carrier interconnects","author":"dickson","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","first-page":"314","article-title":"A 1.2 Gb\/s\/pin double data rate SDRAM with on-die-termination","author":"song","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248904"},{"key":"ref4","first-page":"142","article-title":"A compact low-power 3D I\/O in 45 nm CMOS","author":"liu","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109630"},{"key":"ref6","first-page":"22c","article-title":"A 0.9 pJ\/bit, 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC.","author":"dutoit","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487803"},{"key":"ref8","first-page":"16c","article-title":"An extra low-power 1 Tbit\/s bandwidth PLL\/DLL-less eDRAM PHY using 0.3 V low-swing IO for 2.5D CoWoS application","author":"lin","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","first-page":"156","article-title":"A 47 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 10 Gb\/s 1.4 mW\/(Gb\/s) parallel interface in 45 nm CMOS","author":"o'mahony","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"496","article-title":"A 1.2 V 12.8 GB\/s 2 Gb Mobile Wide-I\/O DRAM with 4 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 128 I\/Os using TSV-based stacking","author":"kim","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref9","first-page":"240c","article-title":"A sub-1.0 V 20 nm 5 Gb\/s\/pin post-LPDDR3 I\/O interface with low voltage-swing terminated logic and adaptive calibration scheme for mobile application","author":"cho","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6777594\/06774479.pdf?arnumber=6774479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:23Z","timestamp":1642004963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6774479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2297399","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}