{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:46:02Z","timestamp":1767771962192},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/jssc.2014.2298455","type":"journal-article","created":{"date-parts":[[2014,3,5]],"date-time":"2014-03-05T19:07:32Z","timestamp":1394046452000},"page":"657-672","source":"Crossref","is-referenced-by-count":26,"title":["Layout Synthesis and Loop Parameter Optimization of a Low-Jitter All-Digital Pixel Clock Generator"],"prefix":"10.1109","volume":"49","author":[{"given":"WooSeok","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaejin","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hojin","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031577"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref15","year":"2004","journal-title":"?VESA and Industry Standards and Guidelines for Computer Display Monitor Timing 1 0 Revision 10 ?"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:20093410"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857370"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822780"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160789"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373417"},{"key":"ref5","first-page":"111","article-title":"A PVT-tolerant low-1\/f noise dual-loop hybrid PLL in 0.18 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"272","article-title":"A 1 V CMOS PLL designed in high-leakage CMOS process operating at 10?700 MHz","author":"holzer","year":"2002","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"400","article-title":"A leakage-suppression technique for phase-locked systems in 65 nm CMOS","author":"hung","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.701244"},{"key":"ref1","first-page":"250","article-title":"A 0.032 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> 3.1 mW synthesized pixel clock generator with 30 <ref_formula><tex Notation=\"TeX\">${\\rm ps}_{\\rm rms}$<\/tex><\/ref_formula> integrated jitter and 10 MHz <ref_formula> <tex Notation=\"TeX\">$\\sim$<\/tex><\/ref_formula> 630 MHz DCO tuning range","author":"kim","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.903782"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TCSII.2010.2048358","article-title":"A two-cycle lock-in time ADPLL design based on a frequency estimation algorithm","volume":"57","author":"wu","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6756988\/06757001.pdf?arnumber=6757001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:22Z","timestamp":1642004962000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2298455","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}