{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:54:52Z","timestamp":1781884492320,"version":"3.54.5"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"EU Catrene"},{"name":"EU ERC Starting","award":["307624"],"award-info":[{"award-number":["307624"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/jssc.2014.2301764","type":"journal-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T19:04:55Z","timestamp":1392059095000},"page":"1081-1096","source":"Crossref","is-referenced-by-count":168,"title":["A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS"],"prefix":"10.1109","volume":"49","author":[{"given":"Wanghua","family":"Wu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John R.","family":"Long","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2149610"},{"key":"ref38","first-page":"354","article-title":"A 57.9-to-68.3 GHz 24.6 mW frequency synthesizer with in-phase injection-coupled QVCO in 65 nm CMOS","author":"yi","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.832902"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280922"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166336"},{"key":"ref36","first-page":"494","article-title":"A 57-to-66 GHz quadrature PLL in 45 nm digital CMOS","author":"scheir","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref35","first-page":"548","article-title":"90 nm 4.7 ps-resolution 0.7-LSB single-shot precision and 19 pJ-per-shot local passive interpolation time-to-digital converter with on-chip characterization","author":"henzler","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2013.6569535"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162769"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197130"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259031"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2012.6242239"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref18","year":"2011","journal-title":"EMX User's Manual"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829937"},{"key":"ref28","first-page":"1","article-title":"Digitally controlled oscillator in a 65 nm GSM\/EDGE transceiver with built-in compensation for capacitor mismatches","author":"eliezer","year":"2011","journal-title":"Proc IEEE Radio Frequency Integrated Circuit Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040234"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2010.5955030"},{"key":"ref3","first-page":"126","article-title":"A bandpass <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\Delta \\Sigma$<\/tex><\/formula> DDFS-driven 19 GHz frequency synthesizer for FMCW automotive radar","author":"lyles","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746324"},{"key":"ref5","first-page":"216","article-title":"A fully integrated 77 GHz FMCW radar system in 65 nm CMOS","author":"li","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NRC.1991.114747"},{"key":"ref7","first-page":"32","article-title":"A digital ultra-fast acquisition linear frequency modulated PLL for mm-wave FMCW radars","author":"wu","year":"2009","journal-title":"Proc IEEE Radio Frequency Integration Technol Symp"},{"key":"ref2","first-page":"1","article-title":"Ramp sequence analysis to resolve multi target scenarios for a 77-GHz FMCW radar sensor","author":"pourvoyeur","year":"2008","journal-title":"Proc Int Conf Information Fusion"},{"key":"ref9","first-page":"352","article-title":"A 56.4?63.4 GHz spurious free all-digital fractional-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm N}$<\/tex> <\/formula> PLL in 65 nm CMOS","author":"wu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-f-2.1992.0048"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833663"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1109\/ESSCIRC.2010.5619883","article-title":"A 60 GHz 15.7 mW static frequency divider in 90 nm CMOS","author":"li","year":"2010","journal-title":"Proc Eur Solid-State Circuits Conf ESSCIRC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373534"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028753"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TCSII.2005.858754","article-title":"1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS","volume":"53","author":"staszewski","year":"2006","journal-title":"IEEE Trans Circuits Syst II Expr Briefs"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858750"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039274"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6803076\/06736142.pdf?arnumber=6736142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:24Z","timestamp":1642006464000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6736142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2301764","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}