{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:23Z","timestamp":1759146923126},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/jssc.2014.2316219","type":"journal-article","created":{"date-parts":[[2014,4,24]],"date-time":"2014-04-24T18:02:26Z","timestamp":1398362546000},"page":"1499-1505","source":"Crossref","is-referenced-by-count":17,"title":["Scalable 0.35 V to 1.2 V SRAM Bitcell Design From 65 nm CMOS to 28 nm FDSOI"],"prefix":"10.1109","volume":"49","author":[{"given":"Fady","family":"Abouzeid","sequence":"first","affiliation":[]},{"given":"Audrey","family":"Bienfait","sequence":"additional","affiliation":[]},{"given":"Kaya Can","family":"Akyel","sequence":"additional","affiliation":[]},{"given":"Anis","family":"Feki","sequence":"additional","affiliation":[]},{"given":"Sylvain","family":"Clerc","sequence":"additional","affiliation":[]},{"given":"Lorenzo","family":"Ciampolini","sequence":"additional","affiliation":[]},{"given":"Fabien","family":"Giner","sequence":"additional","affiliation":[]},{"given":"Robin","family":"Wilson","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Roche","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"ref11","first-page":"313","article-title":"A 65 nm SRAM achieving 250 mV retention and 350 mV, 1 mHz, 55 fJ\/bit access energy, with bit-interleaved radiation soft error tolerance","author":"clerc","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1166\/jolpe.2012.1176","article-title":"Circuit level modeling of SRAM minimum operating voltage Vddmin in the c40 node","volume":"8","author":"ciampolini","year":"2012","journal-title":"J Low Power Electron"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681601"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010818"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594288"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2012.6231742"},{"key":"ref17","first-page":"210t","article-title":"FDSOI process\/design full solutions for ultra low leakage, high speed and low voltage SRAMs","author":"ranica","year":"2013","journal-title":"2013 Symp LSI Technol (VLSIT)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.115"},{"key":"ref3","first-page":"49","article-title":"Analysis of performance dependencies in Nucabased CMP systems","author":"foglia","year":"2009","journal-title":"Proc 21st Int Symp Computer Architecture and High Performance Computing SBAC-PAD '09"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357219"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391498"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649106"},{"key":"ref2","first-page":"20","article-title":"A 28 nm 0.6 V low-power DSP for mobile applications","author":"gammie","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"c44,c45","article-title":"2.6 GHz ultra-wide voltage range energy efficient dual A9 in 28 nm UTBB FD-SOI","author":"jacquet","year":"2013","journal-title":"Symp VLSI Technology Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232860"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6841653\/06805231.pdf?arnumber=6805231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:55:58Z","timestamp":1642006558000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6805231\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":17,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2316219","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}