{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,13]],"date-time":"2025-12-13T06:47:11Z","timestamp":1765608431743},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/jssc.2014.2317139","type":"journal-article","created":{"date-parts":[[2014,4,29]],"date-time":"2014-04-29T18:02:03Z","timestamp":1398794523000},"page":"1383-1396","source":"Crossref","is-referenced-by-count":36,"title":["An Energy-Efficient Time-Domain Asynchronous 2 b\/Step SAR ADC With a Hybrid R-2R\/C-3C DAC Structure"],"prefix":"10.1109","volume":"49","author":[{"given":"Jiayi","family":"Jin","sequence":"first","affiliation":[]},{"given":"Yang","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Edgar","family":"Sanchez-Sinencio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813296"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568775"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048139"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9716-3"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341331"},{"key":"ref34","first-page":"377","article-title":"A 0.024 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex> <\/formula> 4.9 fJ 10-bit 2 MS\/s SAR ADC in 65 nm CMOS","author":"yin","year":"2012","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref10","first-page":"244","article-title":"A 1.9 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>W 4.4 fJ\/conversion-step 10<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\ $<\/tex><\/formula>b 1 MS\/s charge-redistribution ADC","author":"van elzakker","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"280","article-title":"A 2.4-to-5.2 fJ\/conversion-step 10 b 0.5-to-4 Ms\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"92","article-title":"A 3.2 fJ\/c.-s. 0.35 V 10 b 100 KS\/s SAR ADC in 90 nm CMOS","author":"tai","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref13","author":"weste","year":"1993","journal-title":"Principles of CMOS VLSI Design A Systems Perspective"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","article-title":"A 6-bit 600-MS\/s 5.3-mW asynchronous ADC in 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","volume":"41","author":"chen","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"ref17","first-page":"1","article-title":"A 7b 1 GS\/s 7.2 mW nonbinary 2 b\/cycle SAR ADC with register-to-DAC direct control","author":"hong","year":"2012","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref18","first-page":"188","article-title":"A 0.024 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^2$<\/tex><\/formula> 8 b 400 MS\/s SAR ADC with 2 b\/cycle and resistive DAC in 65 nm CMOS","author":"wei","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2126370"},{"key":"ref27","first-page":"140","article-title":"A 500 MS\/s 5 b ADC in 65 nm CMOS","author":"ginsburg","year":"2006","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006462"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014728"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837027"},{"key":"ref8","first-page":"270","article-title":"A 2.2\/2.7 fJ\/conversion-step 10\/12b 40 kS\/s SAR ADC with data-driven noise reduction","author":"harpe","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JMEMS.2013.2282623"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2052403"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.573737"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2198350"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837247"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102590"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897157"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref25","first-page":"246","article-title":"A 9.4-ENOB 1 V 3.8 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>W 100 kS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6822663\/06807835.pdf?arnumber=6807835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:56:15Z","timestamp":1642006575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6807835\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2317139","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}