{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,18]],"date-time":"2023-08-18T04:56:08Z","timestamp":1692334568261},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"SRC\/TxACE Task under Grant"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/jssc.2014.2321163","type":"journal-article","created":{"date-parts":[[2014,6,19]],"date-time":"2014-06-19T20:20:36Z","timestamp":1403209236000},"page":"1715-1724","source":"Crossref","is-referenced-by-count":13,"title":["Blind Calibration Algorithm for Nonlinearity Correction Based on Selective Sampling"],"prefix":"10.1109","volume":"49","author":[{"given":"Manideep","family":"Gande","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hariprasath","family":"Venkatram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ho-Young","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jon","family":"Guerber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"38","article-title":"A continuous-time, jitter insensitive <ref_formula> <tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> modulator using a digitally linearized Gm-C integrator with embedded SC feedback DAC","author":"kim","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","first-page":"68c","article-title":"A 4.1 mW, 12-bit ENOB, 5 MHz BW, VCO-based ADC with on-chip deterministic digital background calibration in 90 nm CMOS","author":"rao","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.557628"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006312"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/82.775391"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835826"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"ref4","first-page":"166","article-title":"A reconfigurable mostly-digital <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC with a worst-case FOM of 160 dB","author":"taylor","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658441"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032637"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"ref2","first-page":"65","article-title":"A 10 b ternary SAR ADC with decision time quantization based redundancy","author":"guerber","year":"2011","journal-title":"IEEE ASSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845972"},{"key":"ref1","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585309"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585305"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"ref24","author":"straayer","year":"0","journal-title":"Noise Shaping Techniques for Analog and Time to Digital Converters Using Voltage Controlled Oscillators"},{"key":"ref23","author":"oppenheim","year":"1996","journal-title":"Signals and Systems"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6861467\/06837530.pdf?arnumber=6837530","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:54Z","timestamp":1642006434000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6837530"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":25,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2321163","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}