{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:45:10Z","timestamp":1774716310371,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/jssc.2014.2332134","type":"journal-article","created":{"date-parts":[[2014,7,11]],"date-time":"2014-07-11T18:51:00Z","timestamp":1405104660000},"page":"2067-2082","source":"Crossref","is-referenced-by-count":80,"title":["A 1000 fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array Processor and Self-Organizing Map Neural Network"],"prefix":"10.1109","volume":"49","author":[{"given":"Cong","family":"Shi","sequence":"first","affiliation":[]},{"given":"Jie","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Ye","family":"Han","sequence":"additional","affiliation":[]},{"given":"Zhongxiang","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Qi","family":"Qin","sequence":"additional","affiliation":[]},{"given":"Liyuan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Nan-Jian","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903099"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2011.2161140"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1109\/ISSCC.2011.5746369","article-title":"An 80 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula> <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{{\\rm rms}}$<\/tex><\/formula>-temporal-noise 82 dB-dynamic-range CMOS image sensor with a 13-to-19b variable-resolution column-parallel folding-integration\/cyclic ADC","author":"seo","year":"2011","journal-title":"2011 IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/34\/8\/085016"},{"key":"ref31","first-page":"229","article-title":"Design of pixel for high speed CMOS image sensor","author":"cao","year":"2013","journal-title":"Proc Int Image Sensor Workshop"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176983"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1002\/cpa.3160420503"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2004.47"},{"key":"ref35","first-page":"339","article-title":"A high-speed low-noise CIS with 12b 2-stage pipelined cyclic ADCs","author":"park","year":"2013","journal-title":"Proc Int Image Sensor Workshop"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177047"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010097"},{"key":"ref40","year":"0","journal-title":"ORL Human Face Library"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2170119"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"851","DOI":"10.1109\/TCSI.2004.827621","article-title":"ACE16k: The third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs","volume":"51","author":"rodriguez","year":"2004","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820876"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.854369"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840093"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891454"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916618"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923621"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007158"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.3390\/s90805933"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.807255"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-56927-2","author":"kohonen","year":"2001","journal-title":"Self-Organizing Maps"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1109\/ISSCC.1999.759195","article-title":"A CMOS vision chip with SIMD processing element array for 1 ms image processing","author":"ishikawa","year":"1999","journal-title":"1999 IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907191"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1109\/ISSCC.2008.4523180","article-title":"A 125GOPS 583 mW network-on-chip based parallel processor with bio-inspired visual attention engine","author":"kim","year":"2008","journal-title":"2008 IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2118490"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.900179"},{"key":"ref2","first-page":"580","article-title":"Computational sensors?Vision VLSI","volume":"e82d","author":"aizawa","year":"1999","journal-title":"IEICE Trans Inf Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021082"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2131370"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/32.135776"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2158024"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816353"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816035"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757367"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2007.891626"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6881756\/06853420.pdf?arnumber=6853420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:50:55Z","timestamp":1642006255000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6853420"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":40,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2332134","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}