{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:45:33Z","timestamp":1771703133885,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"STARC"},{"name":"SCOPE"},{"name":"MIC"},{"DOI":"10.13039\/501100001700","name":"MEXT","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100005286","name":"Canon Foundation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100005286","id-type":"DOI","asserted-by":"crossref"}]},{"name":"VDEC"},{"name":"Cadence Design Systems, Inc."},{"name":"Synopsys, Inc."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/jssc.2014.2334392","type":"journal-article","created":{"date-parts":[[2014,7,22]],"date-time":"2014-07-22T19:04:59Z","timestamp":1406055899000},"page":"1984-1994","source":"Crossref","is-referenced-by-count":26,"title":["A Compact and Low-Power Fractionally Injection-Locked Quadrature Frequency Synthesizer Using a Self-Synchronized Gating Injection Technique for Software-Defined Radios"],"prefix":"10.1109","volume":"49","author":[{"given":"Wei","family":"Deng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shoichi","family":"Hara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Musa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Matsuzawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1109\/JSSC.2005.864120","article-title":"A 3-to-8-GHz fast-hopping frequency synthesizer in 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS technology","volume":"41","author":"lee","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873928"},{"key":"ref12","first-page":"464","article-title":"A 0.05-to-10 GHz 19-to-22 GHz and 38-to-44 GHz SDR frequency synthesizer in 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"rong","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2051476"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2049790"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2104551"},{"key":"ref16","first-page":"321","article-title":"A 0.1?5 GHz dual-VCO software-defined <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Sigma \\Delta$<\/tex><\/formula> frequency synthesizer in 45 nm digital CMOS","author":"nuzzo","year":"2009","journal-title":"IEEE Radio Frequency Integrated Circuits Symp Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063630"},{"key":"ref18","first-page":"353","article-title":"A 0.38 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex> <\/formula>, 10 MHz?6.6 GHz quadrature frequency synthesizer using fractional-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$N$<\/tex><\/formula> injection-locked technique","author":"deng","year":"2012","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560270"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162460"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1039","DOI":"10.1109\/4.848214","article-title":"A family of low-power truly modular programmable dividers in standard 0.35-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS technology","volume":"35","author":"vaucher","year":"2000","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032585"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191348"},{"key":"ref5","first-page":"62","article-title":"A 40 nm CMOS highly linear 0.4-to-6 GHz receiver resilient to 0 dBm out-of-band blockers","author":"borremans","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"346","article-title":"A fully reconfigurable software-defined radio transceiver in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","author":"craninckx","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217832"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075210"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2124970"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894307"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref22","article-title":"A 0.022 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex> <\/formula> 970 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>W dual-loop injection-<?Pub _bookmark Command=\"[Quick Mark]\"?>locked PLL with 243 dB FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253396"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253402"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227603"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6881756\/06862065.pdf?arnumber=6862065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:49Z","timestamp":1642004929000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6862065"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":28,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2334392","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}