{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T16:26:40Z","timestamp":1781368000536,"version":"3.54.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/jssc.2014.2336213","type":"journal-article","created":{"date-parts":[[2014,7,24]],"date-time":"2014-07-24T18:37:37Z","timestamp":1406227057000},"page":"2044-2053","source":"Crossref","is-referenced-by-count":32,"title":["Current-Mode Transceiver for Silicon Interposer Channel"],"prefix":"10.1109","volume":"49","author":[{"given":"Seung-Hun","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seon-Kyoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862351"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382387"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1267","DOI":"10.1109\/TVLSI.2008.2002682","article-title":"A 32-Gb\/s on-chip bus with driver pre-emphasis signaling","volume":"17","author":"zhang","year":"2009","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Systems"},{"key":"ref13","first-page":"66","article-title":"A 4 Gb\/s\/ch 356 fJ\/b 10 mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90 nm CMOS","author":"kim","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref14","first-page":"262","article-title":"A 95 fJ\/b current-mode transceiver for 10 mm on-chip interconnect","author":"lee","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref15","first-page":"400","article-title":"A 0.1 pJ\/b 5-to-10 Gb\/s charge-recycling stacked low-power I\/O for on-chip signaling in 45 nm CMOS SOI","author":"liu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref4","first-page":"414","article-title":"A 0.28 pJ\/b 2 Gb\/s\/ch transceiver in 90 nm CMOS for 10 mm on-chip interconnects","author":"mensink","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref3","first-page":"522","article-title":"3 Gb\/s AC-coupled chip-to-chip communication using a low-swing pulse receiver","author":"luo","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref6","first-page":"182","article-title":"High-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90 nm CMOS","author":"seo","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref8","first-page":"257","article-title":"A 20 Gb\/s 136 fJ\/b 12.5 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm Gb}\/{\\rm s}\/\\mu\\hbox{m}$<\/tex> <\/formula> on-chip link in 28 nm CMOS","author":"nazari","year":"2013","journal-title":"IEEE Radio Frequency Integrated Circuits Symp"},{"key":"ref7","first-page":"180","article-title":"A source-synchronous 90 Gb\/s capacitively driven serial on-chip link over 6 mm in 65 nm CMOS","author":"walter","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref2","first-page":"18c","article-title":"3D IC heterogeneous integration of GPS RF receiver, baseband, and DRAM on CoWoS with system BIST solution","author":"liao","year":"2013","journal-title":"Symp VLSI Circuits"},{"key":"ref1","first-page":"16c","article-title":"An extra low-power 1 Tbit\/s bandwidth PLL\/DLL-less eDRAM PHY using 0.3 V low-swing IO for 2.5D CoWoS application","author":"lin","year":"2013","journal-title":"Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812366"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6881756\/06863712.pdf?arnumber=6863712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:50:55Z","timestamp":1642006255000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6863712"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":15,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2336213","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}