{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T05:11:15Z","timestamp":1769836275471,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/jssc.2014.2340574","type":"journal-article","created":{"date-parts":[[2014,8,6]],"date-time":"2014-08-06T18:33:40Z","timestamp":1407350020000},"page":"2474-2489","source":"Crossref","is-referenced-by-count":23,"title":["A 32 Gb\/s Backplane Transceiver With On-Chip AC-Coupling and Low Latency CDR in 32 nm SOI CMOS Technology"],"prefix":"10.1109","volume":"49","author":[{"given":"Gautam R.","family":"Gangasani","sequence":"first","affiliation":[]},{"given":"Chun-Ming","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"John F.","family":"Bulzacchelli","sequence":"additional","affiliation":[]},{"given":"Troy","family":"Beukema","sequence":"additional","affiliation":[]},{"given":"William","family":"Kelly","sequence":"additional","affiliation":[]},{"given":"Hui H.","family":"Xu","sequence":"additional","affiliation":[]},{"given":"David","family":"Freitas","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Prati","sequence":"additional","affiliation":[]},{"given":"Daniele","family":"Gardellini","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Reutemann","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"Cervelli","sequence":"additional","affiliation":[]},{"given":"Juergen","family":"Hertle","sequence":"additional","affiliation":[]},{"given":"Matthew","family":"Baecher","sequence":"additional","affiliation":[]},{"given":"Jon","family":"Garlett","sequence":"additional","affiliation":[]},{"given":"Pier-Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"John F.","family":"Ewen","sequence":"additional","affiliation":[]},{"given":"David","family":"Hanson","sequence":"additional","affiliation":[]},{"given":"Daniel W.","family":"Storaska","sequence":"additional","affiliation":[]},{"given":"Mounir","family":"Meghelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"34","article-title":"A 5.2 Gbps hypertransport integrated AC coupled receiver with DFR DC restore","author":"fang","year":"2007","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168871"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055346"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2269616"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.173109"},{"key":"ref18","first-page":"384","article-title":"A quad 3.125 Gbps transceiver cell with all-digital data recovery circuits","author":"lee","year":"2005","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017973"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691020"},{"key":"ref5","first-page":"102","article-title":"A 3.1 mW\/Gbps 30 Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32 nm CMOS","author":"toifl","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2010.5621967"},{"key":"ref7","first-page":"84","article-title":"AC-coupling strategy for high-speed transceivers of 10 Gbps and beyond","author":"dong","year":"2007","journal-title":"Proc Int Conf Very Large Scale Integration"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487622"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196313"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177032"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6936396\/06872604.pdf?arnumber=6872604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:57Z","timestamp":1642004877000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6872604"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2340574","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}