{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,4]],"date-time":"2023-10-04T17:47:09Z","timestamp":1696441629790},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Intel Labs University Research Office, SRC"},{"name":"National Science Foundation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/jssc.2014.2345764","type":"journal-article","created":{"date-parts":[[2014,8,28]],"date-time":"2014-08-28T18:37:44Z","timestamp":1409251064000},"page":"2243-2258","source":"Crossref","is-referenced-by-count":6,"title":["A 5 Gb\/s, 10 ns Power-On-Time, 36 &lt;formula formulatype=\"inline\"&gt; &lt;tex Notation=\"TeX\"&gt;$\\mu$&lt;\/tex&gt;&lt;\/formula&gt;W Off-State Power, Fast Power-On Transmitter for Energy Proportional Links"],"prefix":"10.1109","volume":"49","author":[{"given":"Tejasvi","family":"Anand","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mrunmay","family":"Talegaonkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Young","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"ref10","first-page":"256","article-title":"A 2.5 GHz 2.2 mW\/25 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex> <\/ref_formula> on\/off-state power 2 <ref_formula><tex Notation=\"TeX\">${\\hbox{ps}}_{rms}$<\/tex> <\/ref_formula>-long-term-jitter digital clock multiplier with 3-reference-cycles power-on time","author":"anand","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221172"},{"key":"ref12","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-<ref_formula><tex Notation=\"TeX\">$\\mu$<\/tex><\/ref_formula>A quiescent current in 65 nm CMOS","author":"okuma","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123569"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref15","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200 MHz range and 3 mW power dissipation for mobile SoC clocking in 22 nm CMOS","author":"august","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046235"},{"key":"ref17","first-page":"394","article-title":"An edge-missing compensator for fast-settling wide-locking-range PLLs","author":"chien","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914281"},{"key":"ref19","first-page":"196","article-title":"A 25 GHz 100 ns lock time digital LC PLL with an 8-phase output clock","author":"navid","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757446"},{"key":"ref4","first-page":"82","article-title":"A 5.6 Gb\/s 2.4 mW\/Gb\/s bidirectional link with 8 ns power-on","author":"zerbe","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref3","first-page":"402","article-title":"A scalable 0.128-to-1 Tb\/s 0.8-to-2.6 pJ\/b 64-lane parallel I\/O in 32 nm CMOS","author":"mansuri","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"2828","article-title":"A 47 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 10 Gb\/s 1.4 mW\/Gb\/s parallel interface in 45 nm CMOS","volume":"45","author":"o'mahony","year":"2010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2010.5621967"},{"key":"ref7","year":"2010","journal-title":"IEEE P802 3az"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158087"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2177178"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref21","first-page":"1","article-title":"A 2.3?4 GHz injection-locked clock multiplier with 55.7% lock range and 10-ns power-on","author":"dunwell","year":"2012","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref24","first-page":"464","article-title":"A 500 MHz MP\/DLL clock generator for a 5 Gb\/s backplane transceiver in 0.25 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","volume":"1","author":"wei","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917372"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6906543\/06887370.pdf?arnumber=6887370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:51:08Z","timestamp":1642006268000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6887370"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":30,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2345764","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}