{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T03:26:23Z","timestamp":1768620383130,"version":"3.49.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/jssc.2014.2345770","type":"journal-article","created":{"date-parts":[[2014,8,28]],"date-time":"2014-08-28T18:37:44Z","timestamp":1409251064000},"page":"3130-3140","source":"Crossref","is-referenced-by-count":26,"title":["Analysis and Design of a Power-Scalable Continuous-Time FIR Equalizer for 10 Gb\/s to 25 Gb\/s Multi-Mode Fiber EDC in 28 nm LP CMOS"],"prefix":"10.1109","volume":"49","author":[{"given":"Enrico","family":"Mammei","sequence":"first","affiliation":[]},{"given":"Fabrizio","family":"Loi","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Radice","sequence":"additional","affiliation":[]},{"given":"Angelo","family":"Dati","sequence":"additional","affiliation":[]},{"given":"Melchiorre","family":"Bruccoleri","sequence":"additional","affiliation":[]},{"given":"Matteo","family":"Bassi","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Mazzanti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819084"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870915"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1919","DOI":"10.1109\/JSSC.2006.875293","article-title":"A 3-tap FIR filter with cascaded distributed tap amplifiers for equalization up to 40 Gb\/s in 0.18 $\\mu$<\/tex><\/formula>m CMOS","volume":"41","author":"sewter","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","first-page":"330","article-title":"A 7-tap transverse analog-FIR filter in 0.13 $\\mu$<\/tex><\/formula>m CMOS for equalization of 10 Gb\/s fiber-optic data systems","author":"reynolds","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039268"},{"key":"ref18","first-page":"142","article-title":"A power-scalable 7-tap FIR equalizer with tunable active delay line for 10-to-25 Gb\/s multi-mode fiber EDC in 28 nm LP-CMOS","author":"mammei","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1981.tb00240.x"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/0471726400"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1364\/ECOC.2011.We.10.P1.20"},{"key":"ref27","first-page":"232","article-title":"A CMOS 1 Gb\/s 5-tap transversal equalizer based on inductorless 3rd-order delay cells","author":"garduno","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","year":"0"},{"key":"ref6","article-title":"25.78 Gbps data transmission with 850 nm multimode VCSEL packaged in QSFP form factor module","author":"chaci?ski","year":"2013","journal-title":"Proc OFC Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.0529"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006232"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2009.2030897"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2008.923059"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487625"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1985.13298"},{"key":"ref22","year":"0"},{"key":"ref21","year":"0","journal-title":"Part 3 Carrier Sense Multiple Access With Collision Detection (CSMA\/CD) Access Method and Physical Layer Specifications"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2322868"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2006.886065"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"3509","DOI":"10.1109\/TMTT.2005.857108","article-title":"0.18-$\\mu$<\/tex><\/formula>m CMOS equalization techniques for 10-Gb\/s fiber optical communication links","volume":"53","author":"maeng","year":"2005","journal-title":"IEEE Trans Microw Theory Tech"},{"key":"ref25","first-page":"113","article-title":"A 18 mW 10 Gbps continuous-time FIR equalizer for wired line data communications in 0.12 $\\mu$<\/tex><\/formula>m CMOS","author":"liu","year":"2009","journal-title":"Proc IEEE CICC"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6963535\/06887371.pdf?arnumber=6887371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:00:55Z","timestamp":1642003255000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6887371"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":29,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2345770","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}