{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T20:18:09Z","timestamp":1769285889222,"version":"3.49.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/jssc.2014.2347353","type":"journal-article","created":{"date-parts":[[2014,9,10]],"date-time":"2014-09-10T18:53:35Z","timestamp":1410375215000},"page":"92-101","source":"Crossref","is-referenced-by-count":13,"title":["A 28 nm High-k\/MG Heterogeneous Multi-Core Mobile Application Processor With 2 GHz Cores and Low-Power 1 GHz Cores"],"prefix":"10.1109","volume":"50","author":[{"given":"Mitsuhiko","family":"Igarashi","sequence":"first","affiliation":[]},{"given":"Toshifumi","family":"Uemura","sequence":"additional","affiliation":[]},{"given":"Ryo","family":"Mori","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Kishibe","sequence":"additional","affiliation":[]},{"given":"Midori","family":"Nagayama","sequence":"additional","affiliation":[]},{"given":"Masaaki","family":"Taniguchi","sequence":"additional","affiliation":[]},{"given":"Kohei","family":"Wakahara","sequence":"additional","affiliation":[]},{"given":"Toshiharu","family":"Saito","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Fujigaya","sequence":"additional","affiliation":[]},{"given":"Kazuki","family":"Fukuoka","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Nii","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Kataoka","sequence":"additional","affiliation":[]},{"given":"Toshihiro","family":"Hattori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.52"},{"key":"ref11","first-page":"192","article-title":"K computer: 8.162 PetaFLOPS massively parallel scalar supercomputer built with over 548 k cores","author":"miyazaki","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342728"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185340"},{"key":"ref14","first-page":"156","article-title":"A 28 nm high-<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\kappa$<\/tex><\/formula> metal-gate single-chip communications processor with 1.5 GHz dual-core application processor and LTE\/HSPA+ capable baseband processor","author":"fujigaya","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.109"},{"key":"ref16","first-page":"214","article-title":"A 32 nm high-k metal gate application processor with GHz multi-core CPU","author":"yang","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487633"},{"key":"ref3","year":"0","journal-title":"MSM8974 spec sheet"},{"key":"ref6","first-page":"96","article-title":"Design of the Power6 microprocessor","author":"mccredie","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"1512","article-title":"Clock generation and distribution of a dual-core Xeon processor with 16 MB L3 cache","author":"tam","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284650"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757390"},{"key":"ref1","first-page":"153","article-title":"28 nm high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\kappa$<\/tex> <\/formula> metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor","author":"shin","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6998099\/06895189.pdf?arnumber=6895189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:49Z","timestamp":1642004869000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6895189"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2347353","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}