{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T04:26:14Z","timestamp":1775190374944,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/jssc.2014.2349977","type":"journal-article","created":{"date-parts":[[2014,9,9]],"date-time":"2014-09-09T14:44:39Z","timestamp":1410273879000},"page":"170-177","source":"Crossref","is-referenced-by-count":48,"title":["A 16 nm 128 Mb SRAM in High-$\\kappa$ Metal-Gate FinFET Technology With Write-Assist Circuitry for Low-VMIN Applications"],"prefix":"10.1109","volume":"50","author":[{"given":"Yen-Huei","family":"Chen","sequence":"first","affiliation":[{"name":"Division of Memory Design Solution, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"}]},{"given":"Wei-Min","family":"Chan","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Wei-Cheng","family":"Wu","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Hung-Jen","family":"Liao","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Kuo-Hua","family":"Pan","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Jhon-Jhy","family":"Liaw","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Tang-Hsuan","family":"Chung","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Quincy","family":"Li","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Chih-Yung","family":"Lin","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Mu-Chi","family":"Chiang","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Shien-Yang","family":"Wu","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]},{"given":"Jonathan","family":"Chang","sequence":"additional","affiliation":[{"name":"Design Technology Plateform, TSMC, Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342728"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014208"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref14","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433816"},{"key":"ref16","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> cell in 32 nm high-K metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433817"},{"key":"ref18","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}^{2}$<\/tex> <\/ref_formula> cell in 32 nm high-K metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"32.1.1","article-title":"Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6 V 32 nm LP SRAM","author":"wang","year":"2011","journal-title":"IEDM Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref8","first-page":"211","article-title":"A 45 nm dual-port SRAM with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014009"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724591"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903072"},{"key":"ref20","first-page":"254","article-title":"A 64 Mb SRAM in 32 nm high-k metal gate SOI technology with 0.7 V operation enabled by stability, write-ability and read-ability enhancements","author":"pilo","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","first-page":"316","article-title":"A 20 nm 112 Mb SRAM in high-K metal-gate with assist circuitry for low-leakage and low-Vmin applications","author":"chang","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active Vmin enhanced assist circuitry","author":"karl","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6998099\/06894644.pdf?arnumber=6894644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T21:19:10Z","timestamp":1771449550000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6894644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2349977","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}