{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T22:53:55Z","timestamp":1771887235562,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/jssc.2014.2353793","type":"journal-article","created":{"date-parts":[[2014,9,26]],"date-time":"2014-09-26T19:28:32Z","timestamp":1411759712000},"page":"150-157","source":"Crossref","is-referenced-by-count":29,"title":["A 1 Gb 2 GHz 128 GB\/s Bandwidth Embedded DRAM in 22 nm Tri-Gate CMOS Technology"],"prefix":"10.1109","volume":"50","author":[{"given":"Fatih","family":"Hamzaoglu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Umut","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nabhendra","family":"Bisnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj B.","family":"Lal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nick","family":"Lindert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mesut","family":"Meterelliyoz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Randy B.","family":"Osborne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joodong","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigeki","family":"Tomishima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yih","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523161"},{"key":"ref3","first-page":"342","article-title":"A 45 nm SOI embedded DRAM macro for POWER7? 32 MB on-chip L3 cache","author":"barth","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","article-title":"2nd generation embedded DRAM with 4<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times$<\/tex> <\/formula> lower self refresh power in 22 nm tri-gate CMOS technology","author":"meterelliyoz","year":"2014","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724595"},{"key":"ref5","article-title":"A 22 nm high performance embedded DRAM SoC technology featuring tri-gate transistors and MIMCAP COB","author":"brain","year":"2013","journal-title":"VLSI Tech Symp Dig"},{"key":"ref8","first-page":"230","article-title":"A 4.6 GHz, 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active Vmin-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"230","article-title":"A 1 Gb 2 GHz embedded DRAM in 22 nm tri-gate CMOS technology","author":"hamzaoglu","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703469"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757361"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757356"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6998099\/06912029.pdf?arnumber=6912029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:49Z","timestamp":1642004869000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6912029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":10,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2353793","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}