{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:03:42Z","timestamp":1740132222668,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Systems on Nanoscale Information fabriCs (SONIC)"},{"DOI":"10.13039\/100007245","name":"MARCO","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/jssc.2014.2354048","type":"journal-article","created":{"date-parts":[[2014,9,17]],"date-time":"2014-09-17T18:58:20Z","timestamp":1410980300000},"page":"2644-2657","source":"Crossref","is-referenced-by-count":6,"title":["A 0.79 pJ\/K-Gate, 83% Efficient Unified Core and Voltage Regulator Architecture for Sub\/Near-Threshold Operation in 130 nm CMOS"],"prefix":"10.1109","volume":"49","author":[{"given":"Sai","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jane S.","family":"Tu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naresh R.","family":"Shanbhag","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip T.","family":"Krein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/COMCAS.2011.6105912"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2010.5662184"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2009.5316060"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.987091"},{"key":"ref14","first-page":"868","article-title":"Theoretical and practical limits of dynamic voltage scaling","author":"bo zhai","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487776"},{"journal-title":"Single-Bound Hysteretic Regulation of Switched Capacitor Converters","year":"2011","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231888"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280055"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2006.305678"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TELSKS.2009.5339410"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342378"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2005.1453227"},{"key":"ref8","first-page":"166","article-title":"a hybrid dc-dc converter for sub-microwatt sub-1v implantable applications","author":"wieckowski","year":"2009","journal-title":"2009 Symposium on VLSI Circuits VLSIC"},{"key":"ref7","first-page":"208","article-title":"A 0.16 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^2$<\/tex><\/formula> completely on-chip switched-capacitor dc-dc converter using digital capacitance modulation for LDO replacement in 45 nm CMOS","author":"ramadass","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433921"},{"key":"ref9","first-page":"298","article-title":"High-tension power delivery: Operating 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS digital logic at 5.4 V","volume":"1","author":"rajapandian","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6936396\/06901296.pdf?arnumber=6901296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:58Z","timestamp":1642004878000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6901296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2354048","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}