{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T17:45:16Z","timestamp":1776275116773,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/jssc.2014.2358553","type":"journal-article","created":{"date-parts":[[2014,10,7]],"date-time":"2014-10-07T18:50:47Z","timestamp":1412707847000},"page":"10-23","source":"Crossref","is-referenced-by-count":42,"title":["The 12-Core POWER8\u2122 Processor With 7.6 Tb\/s IO Bandwidth, Integrated Voltage Regulation, and Resonant Clocking"],"prefix":"10.1109","volume":"50","author":[{"given":"Eric J.","family":"Fluhr","sequence":"first","affiliation":[]},{"given":"Steve","family":"Baumgartner","sequence":"additional","affiliation":[]},{"given":"David","family":"Boerstler","sequence":"additional","affiliation":[]},{"given":"John F.","family":"Bulzacchelli","sequence":"additional","affiliation":[]},{"given":"Timothy","family":"Diemoz","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Dreps","sequence":"additional","affiliation":[]},{"given":"George","family":"English","sequence":"additional","affiliation":[]},{"given":"Joshua","family":"Friedrich","sequence":"additional","affiliation":[]},{"given":"Anne","family":"Gattiker","sequence":"additional","affiliation":[]},{"given":"Tilman","family":"Gloekler","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Gonzalez","sequence":"additional","affiliation":[]},{"given":"Jason D.","family":"Hibbeler","sequence":"additional","affiliation":[]},{"given":"Keith A.","family":"Jenkins","sequence":"additional","affiliation":[]},{"given":"Yong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Muench","sequence":"additional","affiliation":[]},{"given":"Ryan","family":"Nett","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Paredes","sequence":"additional","affiliation":[]},{"given":"Juergen","family":"Pille","sequence":"additional","affiliation":[]},{"given":"Donald","family":"Plass","sequence":"additional","affiliation":[]},{"given":"Phillip","family":"Restle","sequence":"additional","affiliation":[]},{"given":"Raphael","family":"Robertazzi","sequence":"additional","affiliation":[]},{"given":"David","family":"Shan","sequence":"additional","affiliation":[]},{"given":"David","family":"Siljenberg","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Sperling","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Stawiasz","sequence":"additional","affiliation":[]},{"given":"Gregory","family":"Still","sequence":"additional","affiliation":[]},{"given":"Zeynep","family":"Toprak-Deniz","sequence":"additional","affiliation":[]},{"given":"James","family":"Warnock","sequence":"additional","affiliation":[]},{"given":"Glen","family":"Wiedemeier","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Zyuban","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373486"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746313"},{"key":"ref14","first-page":"432","article-title":"FIVR?Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"2014","journal-title":"Proc IEEE APEC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2235084"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2257900"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.641689"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332734"},{"key":"ref4","article-title":"22 nm high-performance SOI technology featuring dual-embedded stressors, Epi-plate high-K deep-trench embedded DRAM and self-aligned via 15LM BEOL","author":"narasimha","year":"2012","journal-title":"IEEE IEDM"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380200"},{"key":"ref3","first-page":"100","article-title":"Wide-frequency-range resonant clock with on-the-fly mode changing for the POWER8 microprocessor","author":"restle","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","article-title":"POWER7+: IBM's next generation POWER microprocessor","author":"taylor","year":"2012","journal-title":"Hot Chips 21"},{"key":"ref5","article-title":"Next generation POWER microprocessor","author":"stuecheli","year":"0","journal-title":"Hot Chips 2013"},{"key":"ref8","year":"0","journal-title":"Elastic Interface Bus"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.52"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077350"},{"key":"ref1","first-page":"96","article-title":"POWER8: A 12-Core server-class processor in 22 nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218068"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007147"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284647"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2182767"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229167"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080611"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6998099\/06917056.pdf?arnumber=6917056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:49Z","timestamp":1642004869000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6917056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":27,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2358553","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}