{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:26Z","timestamp":1759146386814},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/jssc.2014.2358568","type":"journal-article","created":{"date-parts":[[2014,10,3]],"date-time":"2014-10-03T18:58:05Z","timestamp":1412362685000},"page":"2560-2574","source":"Crossref","is-referenced-by-count":22,"title":["A 6 bit 10 GS\/s TI-SAR ADC With Low-Overhead Embedded FFE\/DFE Equalization for Wireline Receiver Applications"],"prefix":"10.1109","volume":"49","author":[{"given":"Ehsan Zhian","family":"Tabasy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayman","family":"Shafik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keytaek","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Hoyos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel","family":"Palermo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658419"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.822552"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856583"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672186"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206457"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013765"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/49.87640"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259036"},{"key":"ref17","first-page":"274c","article-title":"A 6b 10GS\/s TI-SAR ADC with embedded 2-tap FFE\/1-tap DFE in 65nm CMOS","author":"tabasy","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.2011366"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487815"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487625"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585935"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2193394"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162465"},{"key":"ref29","first-page":"268","article-title":"A 7.5-GS\/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS","author":"chung","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref8","first-page":"131","article-title":"A 125-MHz CMOS mixed-signal equalizer for Gigabit ethernet on copper wire","author":"lee","year":"2001","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2011.6100209"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283673"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373481"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330746"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2109743"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2030357"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.910473"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"},{"key":"ref25","author":"kester","year":"2005","journal-title":"The Data Conversion Handbook"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6936396\/06915909.pdf?arnumber=6915909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:57Z","timestamp":1642004877000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6915909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":31,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2358568","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}