{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T15:50:23Z","timestamp":1774540223935,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/jssc.2014.2362842","type":"journal-article","created":{"date-parts":[[2014,10,31]],"date-time":"2014-10-31T18:54:46Z","timestamp":1414781686000},"page":"158-169","source":"Crossref","is-referenced-by-count":58,"title":["A 14 nm FinFET 128 Mb SRAM With V&lt;formula formulatype=\"inline\"&gt; &lt;tex Notation=\"TeX\"&gt;$_{\\rm MIN}$&lt;\/tex&gt;&lt;\/formula&gt; Enhancement Techniques for Low-Power Applications"],"prefix":"10.1109","volume":"50","author":[{"given":"Taejoong","family":"Song","sequence":"first","affiliation":[]},{"given":"Woojin","family":"Rim","sequence":"additional","affiliation":[]},{"given":"Jonghoon","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Giyong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jaeho","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sunghyun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Yongho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kang-Hyun","family":"Baek","sequence":"additional","affiliation":[]},{"given":"Sanghoon","family":"Baek","sequence":"additional","affiliation":[]},{"given":"Sang-Kyu","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Jinsuk","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Sungbong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Gyuhong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jintae","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Youngkeun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sang-Pil","family":"Sim","sequence":"additional","affiliation":[]},{"given":"Jong Shik","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Kyu-Myung","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Hyosig","family":"Won","sequence":"additional","affiliation":[]},{"given":"Jaehong","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"316","article-title":"A 20 nm 112 Mb SRAM in high-k metal-gate with assist circuitry for low-leakage and Low-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{\\rm MIN}$<\/tex><\/formula> applications","author":"chang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref11","first-page":"33","article-title":"FinFET technology for future microprocessors","author":"ludwig","year":"2003","journal-title":"Proc IEEE SOI Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2090421"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342728"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref4","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex> <\/formula> cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"378","article-title":"A 450 ps access-time SRAM macro in 45 nm SOI featuring a two-stage sensing-scheme and dynamic power management","author":"pilo","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> cell in 32 nm high-k metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","first-page":"456","article-title":"A 4.0 GHz 291 Mb voltage-scalable SRAM design in 32 nm high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\kappa$<\/tex> <\/formula> metal-gate CMOS with integrated power management","author":"wang","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm V}_{\\rm MIN}$<\/tex><\/formula>-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","first-page":"254","article-title":"A 64 Mb SRAM in 32 nm high-k metal-gate SOI technology with 0.7 V operation enabled by stability, write-ability and read-ability enhancements","author":"pilo","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","first-page":"376","article-title":"A 153 Mb-SRAM design with dynamic stability enhancement and leakage reduction in 45 nm high-k metal-gate CMOS technology","author":"hamzaoglu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/MCD.2004.1263404","article-title":"Turning silicon on its edge, overcoming silicon scaling barriers with double-gate and FinFET technology","volume":"20","author":"nowak","year":"2004","journal-title":"IEEE Circuit Devices Mag"},{"key":"ref9","first-page":"322","article-title":"A 64 Mb SRAM in 22 nm SOI technology featuring fine-granularity power gating and low-energy power-supply-partition techniques for 37% leakage reduction","author":"pilo","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers 2003"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6998099\/06942225.pdf?arnumber=6942225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:49Z","timestamp":1642004869000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6942225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2362842","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}