{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T02:44:16Z","timestamp":1772333056416,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/jssc.2014.2362853","type":"journal-article","created":{"date-parts":[[2014,10,31]],"date-time":"2014-10-31T18:54:46Z","timestamp":1414781686000},"page":"476-489","source":"Crossref","is-referenced-by-count":58,"title":["Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction"],"prefix":"10.1109","volume":"50","author":[{"given":"Masanori","family":"Natsui","sequence":"first","affiliation":[]},{"given":"Daisuke","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Noboru","family":"Sakimura","sequence":"additional","affiliation":[]},{"given":"Ryusuke","family":"Nebashi","sequence":"additional","affiliation":[]},{"given":"Yukihide","family":"Tsuji","sequence":"additional","affiliation":[]},{"given":"Ayuka","family":"Morioka","sequence":"additional","affiliation":[]},{"given":"Tadahiko","family":"Sugibayashi","sequence":"additional","affiliation":[]},{"given":"Sadahiko","family":"Miura","sequence":"additional","affiliation":[]},{"given":"Hiroaki","family":"Honjo","sequence":"additional","affiliation":[]},{"given":"Keizo","family":"Kinoshita","sequence":"additional","affiliation":[]},{"given":"Shoji","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"Tetsuo","family":"Endoh","sequence":"additional","affiliation":[]},{"given":"Hideo","family":"Ohno","sequence":"additional","affiliation":[]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724550"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271866"},{"key":"ref31","first-page":"597","article-title":"Design of process-variation-resilient analog basic components using magnetic-tunnel-junction devices","volume":"21","author":"natsui","year":"2013","journal-title":"J Multiple-Valued Logic and Soft Computing"},{"key":"ref30","first-page":"63","article-title":"Spintronics primitive gate with high error correction efficiency 6(Perror)2 for logic-in memory architecture","author":"tsuji","year":"2012","journal-title":"VLSI Technol Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228446"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623038"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1109\/TNANO.2011.2158848","article-title":"Magnetic tunnel junction-based spintronic logic units operated by spin transfer torque","volume":"11","author":"xiaofeng","year":"2012","journal-title":"IEEE Trans Nanotechnol"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185311"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref15","first-page":"110","article-title":"A 1.5 nsec\/2.1 nsec random read\/write cycle 1 Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile ememories","author":"ohsawa","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571793"},{"key":"ref18","first-page":"194","article-title":"Nonvolatile logic-in-memory array processor in 90 nm MTJ\/MOS Achieving 75% leakage reduction using cycle-based power gating","author":"natsui","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2006.283467"},{"key":"ref28","first-page":"1146","article-title":"Design of a process-variation-aware nonvolatile MTJ-based lookup-table circuit","author":"suzuki","year":"2010","journal-title":"Proc Int Conf Solid State Devices Mater"},{"key":"ref4","first-page":"597","article-title":"Design of process-variation-resilient analog basic components using magnetic-tunnel-junction devices","volume":"21","author":"natsui","year":"2013","journal-title":"J Multiple-Valued Logic and Soft Computing"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.50.063004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130772"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/1.3672411"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894617"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2172644"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2251326"},{"key":"ref2","first-page":"106","article-title":"Fabrication of a 99%-energy-less nonvolatile multi-functional CAM chip using hierarchical power gating for a massively-parallel full-text-search engine","author":"matsunaga","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.2.023004"},{"key":"ref20","first-page":"20","article-title":"SPICE macro-model of magnetic tunnel nanostructure for digital applications and memory cells","author":"kostrov","year":"2010","journal-title":"Memstech"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047073"},{"key":"ref24","first-page":"334","article-title":"Area-ffficient LUT circuit design based on asymmetry of MTJ's current switching for a nonvolatile FPGA","author":"suzuki","year":"2012","journal-title":"Proc 55th IEEE Midwest Symp Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.52.04CM04"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2133230"},{"key":"ref25","first-page":"110c","article-title":"A 1.5 nsec\/2.1 nsec random read\/write cycle 1 Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile e-memories","author":"ohsawa","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7024661\/06942275.pdf?arnumber=6942275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:19Z","timestamp":1642003519000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6942275\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2362853","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}