{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T17:22:40Z","timestamp":1790443360308,"version":"4.1.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/jssc.2014.2364043","type":"journal-article","created":{"date-parts":[[2014,11,10]],"date-time":"2014-11-10T19:32:24Z","timestamp":1415647944000},"page":"2891-2901","source":"Crossref","is-referenced-by-count":55,"title":["A 69.5 mW 20 GS\/s 6b Time-Interleaved ADC With Embedded Time-to-Digital Calibration in 32 nm CMOS SOI"],"prefix":"10.1109","volume":"49","author":[{"given":"Vanessa H.-C.","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487816"},{"key":"ref11","first-page":"466","article-title":"A 14b 2.5 GS\/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction","author":"setterberg","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109511"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.811435"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157255"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696294"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883204"},{"key":"ref19","first-page":"264","article-title":"An 8.5 mW 5 GS\/s 6b Flash ADC with dynamic offset calibration in 32 nm CMOS SOI","author":"chen","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279419"},{"key":"ref27","author":"murmann","year":"0","journal-title":"?ADC Performance Survey 1997?2014 ?"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523298"},{"key":"ref5","first-page":"318","article-title":"A 20 GS\/s 8b ADC with a 1 MB memory in 0.18 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"poulton","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2010.OThT6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433972"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006232"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.yofte.2011.07.008"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373481"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364043"},{"key":"ref22","first-page":"76","article-title":"A 1.1 V 50 mW 2.5 GS\/b 7b time-interleaved C-2C SAR ADC in 45 nm LP digital CMOS","author":"alpman","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","first-page":"266","article-title":"Digitally synthesized stochastic flash ADC using only standard digital cells","author":"weaver","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref24","first-page":"260","article-title":"A 35 mW8 b 8.8 GS\/s SAR ADC with Low-Power Capacitive Reference Buffers in 32 nm Digital SOI CMOS","author":"kull","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","first-page":"328","article-title":"A 40 nm CMOS Single-Chip 50 Gb\/s DP-QPSK\/BPSK Transceiver With Electronic Dispersion Compensation for Coherent Optical Channels","author":"crivelli","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","first-page":"382","article-title":"A 20 GHz-BW 6b 10 GS\/s 32 mW Time-Interleaved SAR ADC with Master T&#38;H in 28 nm UTBB FDSOI","author":"tual","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","first-page":"378","article-title":"A 90 GS\/s 8b 667 mW 64 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> Interleaved SAR ADC n 32 nm Digital SOI","author":"kull","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6963535\/06951454.pdf?arnumber=6951454","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:00:55Z","timestamp":1642003255000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6951454\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2364043","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}