{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T18:12:46Z","timestamp":1770833566592,"version":"3.50.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/jssc.2014.2364271","type":"journal-article","created":{"date-parts":[[2014,11,5]],"date-time":"2014-11-05T20:01:41Z","timestamp":1415217701000},"page":"515-526","source":"Crossref","is-referenced-by-count":35,"title":["A 25 Gb\/s 5.8 mW CMOS Equalizer"],"prefix":"10.1109","volume":"50","author":[{"given":"Jun Won","family":"Jung","sequence":"first","affiliation":[]},{"given":"Behzad","family":"Razavi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"44","article-title":"A 25 Gb\/s 5.8 mW CMOS equalizer","author":"jung","year":"2014","journal-title":"IEEE Int Solid-State Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134450"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref3","first-page":"42","article-title":"A 0.94 mW\/Gb\/s 22 Gb\/s 2-tap partial-response DFE receiver in 40 nm LP CMOS","author":"jung","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237692"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884389"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278804"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330684"},{"key":"ref1","first-page":"206","article-title":"A 20 Gb\/s 0.66-pJ\/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45 nm SOI CMOS","author":"proesel","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074291"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7024661\/06948275.pdf?arnumber=6948275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:19Z","timestamp":1642003519000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948275\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2364271","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}