{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:18:52Z","timestamp":1773825532713,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/jssc.2014.2364833","type":"journal-article","created":{"date-parts":[[2014,11,26]],"date-time":"2014-11-26T20:55:09Z","timestamp":1417035309000},"page":"543-555","source":"Crossref","is-referenced-by-count":88,"title":["A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS\/s Nonbinary 2b\/Cycle SAR ADC"],"prefix":"10.1109","volume":"50","author":[{"given":"Hyeok-Ki","family":"Hong","sequence":"first","affiliation":[]},{"given":"Wan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyun-Wook","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Sun-Jae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Ho-Jin","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"188","article-title":"A 0.024 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> 8b 400 MS\/s SAR ADC with 2b\/cycle and resistive DAC in 65 nm CMOS","author":"wei","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243802"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"ref13","first-page":"470","article-title":"An 8.6 ENOB 900 MS\/s time-interleaved 2b\/cycle SAR ADC with a 1b\/cycle reconfiguration for resolution enhancement","author":"hong","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","article-title":"A 7b 1 GS\/s 7.2 mW nonbinary 2b\/cycle SAR ADC with register-to-DAC direct control","author":"hong","year":"2012","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357200"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2109743"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref19","first-page":"468","article-title":"A 3.1 mW 8b 1.2 GS\/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital SOI CMOS","author":"kull","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"378","article-title":"A 90 GS\/s 8b 667 mW 64<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\times $<\/tex><\/formula> interleaved SAR ADC in 32 nm digital SOI CMOS","volume":"1","author":"kull","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691037"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362851"},{"key":"ref5","first-page":"382","article-title":"A 20 GHz-BW 6b 10 GS\/s 32 mW time-interleaved SAR ADC with Master T&#38;H in 28 nm UTBB FDSOI technology","volume":"1","author":"le tual","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref7","first-page":"386","article-title":"A 1.62 GS\/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70 dBFS","volume":"1","author":"le dortz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"544","article-title":"A 24 GS\/s 6b ADC in 90 nm CMOS","volume":"1","author":"schvan","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref9","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6b 2b\/step SAR ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"cao","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997?2014"},{"key":"ref21","first-page":"388","article-title":"A 2.2 GS\/s 7b 27.4 mW time-based folding flash ADC with resistive averaged voltage-to-time amplifiers","author":"miyahara","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7024661\/06967867.pdf?arnumber=6967867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:19Z","timestamp":1642003519000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6967867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2364833","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}