{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T15:15:12Z","timestamp":1781018112568,"version":"3.54.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Atilia Technology Inc"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/jssc.2014.2365700","type":"journal-article","created":{"date-parts":[[2014,11,13]],"date-time":"2014-11-13T19:48:13Z","timestamp":1415908093000},"page":"573-585","source":"Crossref","is-referenced-by-count":42,"title":["4\u00d725 Gb\/s Transceiver With Optical Front-end for 100 GbE System in 65 nm CMOS Technology"],"prefix":"10.1109","volume":"50","author":[{"given":"Ping-Chuan","family":"Chiang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jhih-Yu","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao-Wei","family":"Hung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chin-Yang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gaun-Sing","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jri","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"334","article-title":"A 28 Gb\/s source-series terminated TX in 32 nm CMOS SOI","author":"menolfi","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"326","article-title":"A 225 mW 28 Gb\/s SerDes in 40 nm CMOS with 13 dB of analog equalization for 100 GBASE-LR4 and optical transport lane 4.4 applications","author":"harwood","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"50","article-title":"A 21-Gb\/s 87-mW transceiver with FFE\/DFE\/linear equalizer in 65 nm CMOS technology","author":"wang","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref13","first-page":"92","article-title":"Subharmonically injection-locked PLLs for ultra-low-noise clock generation","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref15","first-page":"374","article-title":"A 2 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times $<\/tex><\/formula> 25 Gb\/s Deserializer with 2:5 DMUX for 100 Gb\/s Ethernet Applications","author":"wu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"366","article-title":"A 20 Gb\/s full-rate linear CDR circuit with automatic freqency acquisition","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"480","article-title":"40 Gb\/s amplifier and ESD protection circuit in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS technology","author":"galal","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2010.OTuP2"},{"key":"ref19","author":"razavi","year":"2002","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref4","first-page":"1845","article-title":"Fully integrated 0.18 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS equalizer with an active inductance peaking delay line for 10 Gbps data throughput over 500 m multimode fiber","author":"maeng","year":"2005","journal-title":"IEEE MTT-S Int Microw Symp Dig"},{"key":"ref3","year":"2010","journal-title":"Fibre Channel Solutions Guide Book 2010 Fibre Channel Industry Association (FCIA)"},{"key":"ref6","first-page":"120","article-title":"100 Gb\/s Ethernet chipsets in 65 nm CMOS technology","author":"jiang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"2181","article-title":"A monolithic 25-Gb\/s transceiver with photonic ring modulators and GE detectors in a 130 nm CMOS SOI process","volume":"38","author":"buckwalter","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746258"},{"key":"ref7","first-page":"372","article-title":"A 5-to-25 Gb\/s 1.6-to-3.8 mW\/(Gb\/s) reconfigurable transceiver in 45 nm CMOS","author":"balamurugan","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","year":"2011","journal-title":"Common electrical I\/O (CEI)-Electrical and jitter interoperability agreements for 6 G+bps 11 G+bps and 25 G+bps I\/O"},{"key":"ref1","article-title":"Overview of requirements and applications for 40 Gigabit and 100 Gigabit Ethernet","author":"nowell","year":"2007","journal-title":"Ethernet Alliance"},{"key":"ref9","first-page":"324","article-title":"A 28Gb\/s 4-tap FFE\/15-tap DFE serial link transceiver in 32 nm SOI CMOS technology","author":"bulzacchelli","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","first-page":"92","article-title":"A 20-Gb\/s adaptive equalizer in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS technology","author":"lee","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243812"},{"key":"ref21","first-page":"418","article-title":"25 Gb\/s 3.6 pJ\/b and 15 Gb\/s 1.37 pJ\/b VCSEL-Based Optical Links in 90 nm CMOS","author":"proesel","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7024661\/06955859.pdf?arnumber=6955859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:19Z","timestamp":1642003519000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6955859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":22,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2365700","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}