{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:32:36Z","timestamp":1761895956877},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/jssc.2014.2369508","type":"journal-article","created":{"date-parts":[[2014,12,11]],"date-time":"2014-12-11T19:46:11Z","timestamp":1418327171000},"page":"59-67","source":"Crossref","is-referenced-by-count":26,"title":["A 340 mV-to-0.9 V 20.2 Tb\/s Source-Synchronous Hybrid Packet\/Circuit-Switched 16 \u00d7 16 Network-on-Chip in 22 nm Tri-Gate CMOS"],"prefix":"10.1109","volume":"50","author":[{"given":"Gregory","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir K.","family":"Satpathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanu K.","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven K.","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shekhar","family":"Borkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref11","first-page":"276","article-title":"A 340mV-to-0.9 V 20.2 Tb\/s source-synchronous hybrid packet\/circuit-switched 16 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 16 network-on-chip in 22 nm tri-gate CMOS","author":"chen","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"4","article-title":"A 22 nm SoC platform technology featuring 3-D tri-gate and high-k\/metal gate, optimized for ultra low power, high performance and high density SoC applications","author":"jan","year":"2012","journal-title":"IEEE IEDM Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007164"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2222811"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909339"},{"key":"ref5","first-page":"56","article-title":"A 65 nm 39GOPS\/W 24-core processor with 11 Tb\/s\/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array","author":"ou","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"ref7","first-page":"110","article-title":"A 4.1 Tb\/s bisection-bandwidth 560Gb\/s\/W streaming circuit-switched 8 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 8 mesh network-on-chip in 45 nm CMOS","author":"anders","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"96","article-title":"POWER: A 12-core server-class processor in 22 nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757356"},{"key":"ref9","first-page":"88","article-title":"TILE64-processor: a 64-core SoC with mesh interconnect","author":"bell","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6998099\/06982239.pdf?arnumber=6982239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:49Z","timestamp":1642004869000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6982239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2369508","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}