{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T02:56:58Z","timestamp":1778381818170,"version":"3.51.4"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/jssc.2014.2372034","type":"journal-article","created":{"date-parts":[[2014,12,11]],"date-time":"2014-12-11T19:46:11Z","timestamp":1418327171000},"page":"137-149","source":"Crossref","is-referenced-by-count":33,"title":["A Multi-Granularity FPGA With Hierarchical Interconnects for Efficient and Flexible Mobile Computing"],"prefix":"10.1109","volume":"50","author":[{"given":"Fang-Li","family":"Yuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng C.","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Han","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dejan","family":"Markovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"A 500 MHz blind classification processor for cognitive radios in 40 nm CMOS","author":"yuan","year":"2014","journal-title":"IEEE Int Symp VLSI Circuits (VLSI) Dig"},{"key":"ref38","first-page":"207","article-title":"A 1-190 MSample\/s 8-64 tap energy-efficient reconfigurable FIR filter for multi-mode wireless communication","author":"sheikh","year":"2010","journal-title":"Proc Symp VLSI Circuits Dig"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893619"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.141"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"ref30","year":"2014","journal-title":"Fine-grained power gating in FPGA interconnects"},{"key":"ref37","article-title":"A 13.1 GOPS\/mW 16-Core processor for software-defined radios in 40 nm CMOS","author":"yuan","year":"2014","journal-title":"IEEE Int Symp VLSI Circuits (VLSI) Dig"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"ref35","first-page":"56","article-title":"A 65 nm 39 GOPS\/W 24-core processor with 11 Tb\/s\/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array","author":"ou","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159528"},{"key":"ref40","first-page":"256","article-title":"A 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS 655 Mb\/s 4<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\times $<\/tex><\/formula>4 64-QAM K-best MIMO detector","author":"shabany","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","article-title":"Programming modern FPGAs","author":"bolsens","year":"2006","journal-title":"Int Forum on Embedded Multiprocessor SoC Keynote"},{"key":"ref12","first-page":"69","article-title":"Balancing interconnect and computation in a reconfigurable computing array","author":"dehon","year":"1999","journal-title":"ACM Int Symp FPGAs"},{"key":"ref13","first-page":"535","article-title":"Balancing logic utilization and area efficiency in FPGAs","author":"tessier","year":"2000","journal-title":"Int Workshop on Field-Programmable Logic and Applications"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1481","DOI":"10.1109\/TVLSI.2008.2005098","article-title":"A low-power field-programmable gate array routing fabric","volume":"17","author":"lin","year":"2009","journal-title":"IEEE Trans Very Large Scale Integrat Syst"},{"key":"ref15","first-page":"41","article-title":"Directional single-driver wires in FPGA interconnect","author":"lemieum","year":"2004","journal-title":"IEEE Int l Conf on Field Programmable Technology"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270299"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1962.tb03276.x"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TC.1980.1675651","article-title":"On a class of multistage interconnection networks","volume":"c 29","author":"wu","year":"1980","journal-title":"IEEE Trans Comput"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.11"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1145\/341800.341824","article-title":"Compact, multilayer layout for butterfly fat-tree","author":"dehon","year":"2000","journal-title":"Proc ACM Symp Parallel Algorithms and Architectures"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"ref29","year":"2014","journal-title":"Network architectures for boundary-less hierarchical interconnects"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"ref8","first-page":"1616","article-title":"A 40 GOPS 250 mW massively parallel processor based on matrix architecture","author":"nakajima","year":"2006","journal-title":"IEEE ISSCC Dig"},{"key":"ref7","article-title":"Designing at 28 nm and beyond","author":"sperling","year":"2012","journal-title":"Chip Design Mag"},{"key":"ref2","article-title":"Technology, architecture, and applications","author":"brodersen","year":"2002","journal-title":"IEEE ISSCC Dig Special Topic Evening Session Low Voltage Design for Portable Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886545"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759071"},{"key":"ref46","first-page":"111","article-title":"FFT Implementation on the TMS320C5535 DSP","year":"2012","journal-title":"Technical Reference Manual"},{"key":"ref20","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref45","article-title":"FPGA add comms cores amid ASIC debate","author":"merritt","year":"2013","journal-title":"EE Times"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2195933"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/92.585219","article-title":"Hierarchical interconnection structures for field programmable gate arrays","volume":"5","author":"lai","year":"1997","journal-title":"IEEE Trans Very Large Scale Integrat Syst"},{"key":"ref42","first-page":"64","article-title":"An 800 MHz 320 mW 16-Core processor with message-passing and shared-memory inter-core communication mechanisms","author":"yu","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834237"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215775"},{"key":"ref23","year":"2004","journal-title":"Interconnection Network for A Field Programmable Gate Array"},{"key":"ref44","first-page":"126","article-title":"An integrated 802.11a baseband and MAC processor","author":"thompson","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","first-page":"136","article-title":"A 1.1 GOPS\/mW FPGA chip with hierarchical interconnect fabric","author":"wang","year":"0","journal-title":"VLSI'11"},{"key":"ref43","first-page":"309","article-title":"A 256-point dataflow scheduling 2<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times $<\/tex><\/formula>2 MIMO FFT\/IFFT processor for IEEE 802.16 WMAN","author":"yuan","year":"2008","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320012"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6998099\/06982237.pdf?arnumber=6982237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,30]],"date-time":"2023-07-30T16:20:05Z","timestamp":1690734005000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6982237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":47,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2372034","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}