{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T14:04:53Z","timestamp":1770559493620,"version":"3.49.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/jssc.2014.2374176","type":"journal-article","created":{"date-parts":[[2014,12,19]],"date-time":"2014-12-19T08:19:50Z","timestamp":1418977190000},"page":"814-827","source":"Crossref","is-referenced-by-count":80,"title":["A 40 Gb\/s Serial Link Transceiver in 28 nm CMOS Technology"],"prefix":"10.1109","volume":"50","author":[{"given":"Reza","family":"Navid","sequence":"first","affiliation":[]},{"given":"E-Hung","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Masum","family":"Hossain","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Leibowitz","sequence":"additional","affiliation":[]},{"given":"Jihong","family":"Ren","sequence":"additional","affiliation":[]},{"given":"Chuen-huei Adam","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Barry","family":"Daly","sequence":"additional","affiliation":[]},{"given":"Marko","family":"Aleksic","sequence":"additional","affiliation":[]},{"given":"Bruce","family":"Su","sequence":"additional","affiliation":[]},{"given":"Simon","family":"Li","sequence":"additional","affiliation":[]},{"given":"Makarand","family":"Shirasgaonkar","sequence":"additional","affiliation":[]},{"given":"Fred","family":"Heaton","sequence":"additional","affiliation":[]},{"given":"Jared","family":"Zerbe","sequence":"additional","affiliation":[]},{"given":"John","family":"Eble","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.808920"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.801257"},{"key":"ref13","first-page":"206","article-title":"A 20-Gb\/s, 0.66-pJ\/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45 nm SOI CMOS","author":"proesel","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref14","first-page":"42","article-title":"A 0.94 mW\/Gb\/s 22 Gb\/s 2-tap partial-response DFE receiver in 40 nm LP CMOS","author":"jung","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977461"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref17","first-page":"102","article-title":"A 3.1 mW\/Gbps 30 Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32 nm CMOS","author":"toifl","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2136590"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001871"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017973"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/49.87640"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177032"},{"key":"ref8","article-title":"A 40-Gb\/s serial link transceiver in 28-nm CMOS technology","author":"chen","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373377"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278804"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757329"},{"key":"ref9","article-title":"A 4<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\,\\times\\,$<\/tex> <\/formula>40 Gb\/s quad-lane CDR with shared frequency tracking and data dependent jitter filtering","author":"hossain","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7066864\/06991609.pdf?arnumber=6991609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:15Z","timestamp":1642005015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6991609\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":21,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2374176","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}