{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:33:50Z","timestamp":1781886830825,"version":"3.54.5"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Cool Silicon"},{"name":"Center for Advancing Electronics Dresden (cfaed)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jssc.2014.2381637","type":"journal-article","created":{"date-parts":[[2015,1,8]],"date-time":"2015-01-08T19:53:28Z","timestamp":1420746808000},"page":"749-762","source":"Crossref","is-referenced-by-count":19,"title":["An Energy Efficient Multi-Gbit\/s NoC Transceiver Architecture With Combined AC\/DC Drivers and Stoppable Clocking in 65 nm and 28 nm CMOS"],"prefix":"10.1109","volume":"50","author":[{"given":"Sebastian","family":"Hoppner","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Walter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Hocker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephan","family":"Henker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"Hanzsche","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Sausner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georg","family":"Ellguth","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jens-Uwe","family":"Schlussler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Holger","family":"Eisenreich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rene","family":"Schuffny","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382387"},{"key":"ref12","first-page":"66","article-title":"A 4 Gb\/s\/ch 356 fJ\/b 10 mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90 nm CMOS","author":"kim","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"262","article-title":"A 95 fJ\/b current-mode transceiver for 10 mm on-chip interconnect","author":"lee","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862351"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref16","first-page":"182","article-title":"High-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90 nm CMOS","author":"seo","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","article-title":"A source-synchronous 90 Gbit\/s capacitively driven serial on-chip link over 6 mm in 65 nm CMOS","author":"walter","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541663"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.1990.122183"},{"key":"ref28","first-page":"257","article-title":"A 20 Gb\/s 136 fJ\/b 12.5 Gb\/s\/<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m on-chip link in 28 nm CMOS","author":"nazari","year":"2013","journal-title":"Proc IEEE Radio Frequency Integrated Circuits (RFIC) Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2336213"},{"key":"ref3","first-page":"188","article-title":"A 105GOPS 36 mm2 heterogeneous SDR MPSoC with energy-aware dynamic scheduling and iterative detection-decoding for 4G in 65 nm CMOS","author":"noethen","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682890"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002682"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref2","first-page":"216","article-title":"A 335 Mb\/s 3.9 mm2 65 nm CMOS flexible MIMO detection-decoding engine achieving 4G wireless data rates","author":"winter","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref1","first-page":"278","article-title":"A 477 mW NoC-based digital baseband for MIMO 4G SDR","author":"clermidy","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572482"},{"key":"ref22","first-page":"1","article-title":"A compact clock generator for heterogeneous GALS MPSoCs in 65-nm CMOS technology","volume":"pp","author":"h\ufffdppner","year":"2012","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2011.6089695"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNOC: QOS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"J Syst Architecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.4018\/jertcs.2012100103"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7049386\/07004881.pdf?arnumber=7004881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:33Z","timestamp":1642005033000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7004881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":28,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2381637","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}