{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T00:07:06Z","timestamp":1770336426948,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/jssc.2014.2385752","type":"journal-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T15:00:34Z","timestamp":1423580434000},"page":"896-907","source":"Crossref","is-referenced-by-count":45,"title":["A 12 bit 1 GS\/s Dual-Rate Hybrid DAC With an 8 GS\/s Unrolled Pipeline Delta-Sigma Modulator Achieving &gt; 75 dB SFDR Over the Nyquist Band"],"prefix":"10.1109","volume":"50","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2558-4159","authenticated-orcid":false,"given":"Shiyu","family":"Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tu-I","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen Kumar","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike Shuo-Wei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1688","DOI":"10.1109\/JSSC.2007.900279","article-title":"Low-power approaches to high-speed current-steering digital-to-analog converters in 0.18-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","volume":"42","author":"mercer","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1371","DOI":"10.1109\/JSSC.2011.2126410","article-title":"A 14 bit 200 MS\/s DAC with SFDR <formula formulatype=\"inline\"><tex Notation=\"TeX\">${&#x003E;}$<\/tex><\/formula>78 dBc, IM3 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${&#60;} -$<\/tex> <\/formula>83 dBc and NSD <formula formulatype=\"inline\"><tex Notation=\"TeX\">${&#60;} -$<\/tex><\/formula>163 dBm\/Hz across the whole Nyquist band enabled by dynamic-mismatch mapping","volume":"46","author":"tang","year":"2011","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","first-page":"2892","article-title":"Digital approaches to ISI-mitigation in high-resolution oversampled multi-level D\/A converters","volume":"46","author":"ribo","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.735526"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006314"},{"key":"ref15","year":"1992","journal-title":"PCM67\/69A Datasheet"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001931"},{"key":"ref17","first-page":"339","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010730"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301769"},{"key":"ref4","first-page":"458","article-title":"A 14b 3\/6 GHz current-steering RF DAC in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS with 66 dB ACLR at 2.9 GHz","author":"engel","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164302"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032624"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920319"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.808896"},{"key":"ref7","first-page":"116","article-title":"A 12b 500 MS\/s DAC with <formula formulatype=\"inline\"><tex Notation=\"TeX\">${&#x003E;} $<\/tex> <\/formula>70 dB SFDR up to 120 MHz in 0.18 um CMOS","author":"doris","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185172"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2261191"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.735536"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7066864\/07038232.pdf?arnumber=7038232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:18Z","timestamp":1641987918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7038232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":19,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2385752","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}