{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T16:02:34Z","timestamp":1780502554394,"version":"3.54.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/jssc.2014.2385753","type":"journal-article","created":{"date-parts":[[2015,1,29]],"date-time":"2015-01-29T19:55:41Z","timestamp":1422561341000},"page":"867-881","source":"Crossref","is-referenced-by-count":123,"title":["A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC"],"prefix":"10.1109","volume":"50","author":[{"given":"Ahmed","family":"Elkholy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Woo-Seok","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757335"},{"key":"ref36","first-page":"110","article-title":"A low spur fractional-N digital PLL for 802.11a\/b\/g\/n\/ac with 0.19 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\hbox{ps}}_{{\\rm rms}}$<\/tex><\/formula> jitter","author":"yao","year":"2011","journal-title":"IEEE VLSI Circuits Symp Tech Papers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047435"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"3244","DOI":"10.1109\/JSSC.2009.2032713","article-title":"A 1 MHz bandwidth, 6 GHz 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS type-I <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta \\Sigma$<\/tex> <\/formula> fractional-N synthesizer for WiMAX applications","volume":"44","author":"hedayati","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","first-page":"160c","article-title":"A 288 fs RMS jitter versatile 8?12.4 GHz wide-band fractional-N synthesizer for SONET and SerDes communication standards in 40 nm CMOS","author":"ahmadi","year":"2013","journal-title":"IEEE VLSI Circuits Symp Tech Papers"},{"key":"ref13","first-page":"150","article-title":"A 4-to-10.5 Gb\/s 2.2 mW\/Gb\/s continuous-rate digital CDR with automatic frequency acquisition in 65 nm CMOS","author":"shu","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2087351"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746216"},{"key":"ref16","first-page":"1","article-title":"A 3.7 mW 3 MHz bandwidth 4.5 GHz digital fractional-N PLL with <formula formulatype=\"inline\"> <tex Notation=\"TeX\">${-}106$<\/tex><\/formula> dBc\/Hz in-band noise using time amplifier based TDC","author":"elkholy","year":"2014","journal-title":"IEEE VLSI Circuits Symp Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884829"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028753"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297412"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref29","author":"da dalt","year":"2007","journal-title":"Theory and Implementation of Digital Bang-bang Frequency Synthesizers for High Speed Serial Data Communications"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197130"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273836"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2305651"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"},{"key":"ref24","first-page":"272","article-title":"A 20-to-1000 MHz <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\pm} $<\/tex><\/formula>14 ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65 nm CMOS","author":"elkholy","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273732"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"ref25","author":"haykin","year":"2013","journal-title":"Adaptive Filter Theory"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7066864\/07027236.pdf?arnumber=7027236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:30:15Z","timestamp":1642005015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7027236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2014.2385753","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}