{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:35:59Z","timestamp":1777127759671,"version":"3.51.4"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jssc.2015.2390613","type":"journal-article","created":{"date-parts":[[2015,2,13]],"date-time":"2015-02-13T19:49:33Z","timestamp":1423856973000},"page":"737-748","source":"Crossref","is-referenced-by-count":28,"title":["A Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links"],"prefix":"10.1109","volume":"50","author":[{"given":"Woo-Seok","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanghua","family":"Shu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amr","family":"Elshazly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046235"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1252801"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905233"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493952"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916598"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006229"},{"key":"ref16","first-page":"280","article-title":"A fast power-on 2.2 Gb\/s burst-mode CDR with programmable input jitter filtering","author":"choi","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref17","first-page":"788","article-title":"A mixed PLL\/DLL architecture for low jitter clock generation","author":"bae","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320967"},{"key":"ref19","author":"gardner","year":"1990","journal-title":"Introduction to Random Processes With Applications to Signals and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref3","first-page":"82","article-title":"A 5.6 Gb\/s 2.4 mW\/Gb\/s bidirectional link with 8 ns power-on","author":"zerbe","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055346"},{"key":"ref7","first-page":"256","article-title":"A 2.5 GHz 2.2 mW\/25 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>W on\/off-state power 2 psrms-long-term-jitter digital clock multiplier with 3-reference-cycles power-on time","author":"anand","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"ref9","first-page":"222","article-title":"A 2.8 Gb\/s all-digital CDR with a 10b monotonic DCO","author":"oh","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/50.566680"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168873"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref24","first-page":"464","article-title":"A 500 MHz MP\/DLL clock generator for a 5 Gb\/s backplane transceiver in 0.25 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS","author":"wei","year":"2003","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref26","first-page":"154","article-title":"A 1-to-6 Gb\/s phase-interpolator-based burst-mode CDR in 65 nm CMOS","author":"abiri","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"364","article-title":"A 1.296-to-5.184 Gb\/s transceiver with 2.4 mW\/(Gb\/s) burst-mode CDR using dual-edge injection-locked oscillator","author":"maruko","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7049386\/07042350.pdf?arnumber=7042350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:40Z","timestamp":1642005940000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7042350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2390613","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}