{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:15:36Z","timestamp":1771611336730,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Fund for Scientific Research Flanders Belgium","award":["3E090447"],"award-info":[{"award-number":["3E090447"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61404078"],"award-info":[{"award-number":["61404078"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Shenzhen Science and Technology Innovations Committee","award":["JCYJ20140417115840254"],"award-info":[{"award-number":["JCYJ20140417115840254"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jssc.2015.2393814","type":"journal-article","created":{"date-parts":[[2015,2,5]],"date-time":"2015-02-05T14:54:58Z","timestamp":1423148098000},"page":"714-723","source":"Crossref","is-referenced-by-count":72,"title":["A 42 fJ\/Step-FoM Two-Step VCO-Based Delta-Sigma ADC in 40 nm CMOS"],"prefix":"10.1109","volume":"50","author":[{"given":"Xinpeng","family":"Xing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georges G. E.","family":"Gielen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.0061"},{"key":"ref11","first-page":"270","article-title":"A 71 dB SFDR open loop VCO-based ADC using 2-level PWM modulation","author":"rao","year":"2011","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"ref13","first-page":"327","article-title":"A 40 MHz-BW two-step open-loop VCO-based ADC with 42 fJ\/step FoM in 40 nm CMOS","author":"xing","year":"2013","journal-title":"Proc ESSCIRC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696115"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"899","DOI":"10.1109\/JSSC.1987.1052831","article-title":"A true single-phase-clock dynamic CMOS circuit technique","volume":"22","author":"yuan","year":"1987","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836245"},{"key":"ref4","author":"sansen","year":"2006","journal-title":"Analog Desigh Essentials"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493888"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref8","first-page":"155","article-title":"A 0.02 <ref_formula><tex Notation=\"TeX\">${\\hbox{mm}}^{2}$<\/tex> <\/ref_formula> 65 nm CMOS 30 MHz BW all-digital differential VCO-based ADC with 64 dB SNDR","author":"daniels","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2013.73"},{"key":"ref1","first-page":"108","article-title":"A VDSL2 CPE AFE in 0.15 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS with integrated line driver","author":"cesura","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293753"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7049386\/07031977.pdf?arnumber=7031977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:40Z","timestamp":1641987940000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7031977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2393814","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}