{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:00:00Z","timestamp":1768071600462,"version":"3.49.0"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/jssc.2015.2412688","type":"journal-article","created":{"date-parts":[[2015,4,20]],"date-time":"2015-04-20T18:51:20Z","timestamp":1429555880000},"page":"1917-1931","source":"Crossref","is-referenced-by-count":27,"title":["A 1.4 pJ\/bit, Power-Scalable 16\u00d712 Gb\/s Source-Synchronous I\/O With DFE Receiver in 32 nm SOI CMOS Technology"],"prefix":"10.1109","volume":"50","author":[{"given":"Timothy O.","family":"Dickson","sequence":"first","affiliation":[]},{"given":"Yong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Sergey V.","family":"Rylov","sequence":"additional","affiliation":[]},{"given":"Ankur","family":"Agrawal","sequence":"additional","affiliation":[]},{"given":"Seongwon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Ping-Hsuan","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"John F.","family":"Bulzacchelli","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Ferriss","sequence":"additional","affiliation":[]},{"given":"Herschel A.","family":"Ainspan","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Rylyakov","sequence":"additional","affiliation":[]},{"given":"Benjamin D.","family":"Parker","sequence":"additional","affiliation":[]},{"given":"Michael P.","family":"Beakes","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Baks","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Shan","sequence":"additional","affiliation":[]},{"given":"Young","family":"Kwark","sequence":"additional","affiliation":[]},{"given":"Jose A.","family":"Tierno","sequence":"additional","affiliation":[]},{"given":"Daniel J.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076214"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216412"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/JSSC.2006.884342","article-title":"A 10 Gb\/s 5-tap DFE\/4-tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"bulzacchelli","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","first-page":"52","article-title":"A 12 Gb\/s transceiver in 32-nm bulk CMOS","author":"joshi","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.877252"},{"key":"ref3","first-page":"402","article-title":"A scalable 0.128-to-1Tb\/s 0.8-to-2.6pJ\/b 64-Lane parallel I\/O in 32 nm CMOS","author":"mansuri","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"198","article-title":"A 28 GHz hybrid PLL in 32 nm SOI CMOS","author":"ferriss","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185184"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref7","author":"blood jr","year":"1988","journal-title":"MECL System Design Handbook 4th ed"},{"key":"ref2","first-page":"10","article-title":"A 1.4pJ\/b, power-scalable <formula formulatype=\"inline\"><tex Notation=\"TeX\">$16\\times 12$<\/tex><\/formula> Gb\/s source-synchronous I\/O with DFE receiver in 32 nm SOI CMOS technology","author":"dickson","year":"2014","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref1","year":"2014","journal-title":"Top500 Lists Release"},{"key":"ref9","author":"razavi","year":"2012","journal-title":"Design of Integrated Circuits for Optical Communications"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7166356\/07089317.pdf?arnumber=7089317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:06Z","timestamp":1642006326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7089317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":15,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2412688","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}